?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
tests: Restore check-qdict unit test
[qemu/armbru.git] / target / ppc / translate / fp-impl.inc.c
bloba6f522b85ce1ee20bf5bf717e7e159d9c25d5442
1 /*
2 * translate-fp.c
3 *
4 * Standard FPU translation
5 */
6
7 static inline void gen_reset_fpstatus(void)
8 {
9 gen_helper_reset_fpstatus(cpu_env);
10 }
11
12 static inline void gen_compute_fprf_float64(TCGv_i64 arg)
13 {
14 gen_helper_compute_fprf_float64(cpu_env, arg);
15 gen_helper_float_check_status(cpu_env);
16 }
17
18 #if defined(TARGET_PPC64)
19 static void gen_set_cr1_from_fpscr(DisasContext *ctx)
20 {
21 TCGv_i32 tmp = tcg_temp_new_i32();
22 tcg_gen_trunc_tl_i32(tmp, cpu_fpscr);
23 tcg_gen_shri_i32(cpu_crf[1], tmp, 28);
24 tcg_temp_free_i32(tmp);
25 }
26 #else
27 static void gen_set_cr1_from_fpscr(DisasContext *ctx)
28 {
29 tcg_gen_shri_tl(cpu_crf[1], cpu_fpscr, 28);
30 }
31 #endif
32
33 /*** Floating-Point arithmetic ***/
34 #define _GEN_FLOAT_ACB(name, op, op1, op2, isfloat, set_fprf, type) \
35 static void gen_f##name(DisasContext *ctx) \
36 { \
37 if (unlikely(!ctx->fpu_enabled)) { \
38 gen_exception(ctx, POWERPC_EXCP_FPU); \
39 return; \
40 } \
41 gen_reset_fpstatus(); \
42 gen_helper_f##op(cpu_fpr[rD(ctx->opcode)], cpu_env, \
43 cpu_fpr[rA(ctx->opcode)], \
44 cpu_fpr[rC(ctx->opcode)], cpu_fpr[rB(ctx->opcode)]); \
45 if (isfloat) { \
46 gen_helper_frsp(cpu_fpr[rD(ctx->opcode)], cpu_env, \
47 cpu_fpr[rD(ctx->opcode)]); \
48 } \
49 if (set_fprf) { \
50 gen_compute_fprf_float64(cpu_fpr[rD(ctx->opcode)]); \
51 } \
52 if (unlikely(Rc(ctx->opcode) != 0)) { \
53 gen_set_cr1_from_fpscr(ctx); \
54 } \
55 }
56
57 #define GEN_FLOAT_ACB(name, op2, set_fprf, type) \
58 _GEN_FLOAT_ACB(name, name, 0x3F, op2, 0, set_fprf, type); \
59 _GEN_FLOAT_ACB(name##s, name, 0x3B, op2, 1, set_fprf, type);
60
61 #define _GEN_FLOAT_AB(name, op, op1, op2, inval, isfloat, set_fprf, type) \
62 static void gen_f##name(DisasContext *ctx) \
63 { \
64 if (unlikely(!ctx->fpu_enabled)) { \
65 gen_exception(ctx, POWERPC_EXCP_FPU); \
66 return; \
67 } \
68 gen_reset_fpstatus(); \
69 gen_helper_f##op(cpu_fpr[rD(ctx->opcode)], cpu_env, \
70 cpu_fpr[rA(ctx->opcode)], \
71 cpu_fpr[rB(ctx->opcode)]); \
72 if (isfloat) { \
73 gen_helper_frsp(cpu_fpr[rD(ctx->opcode)], cpu_env, \
74 cpu_fpr[rD(ctx->opcode)]); \
75 } \
76 if (set_fprf) { \
77 gen_compute_fprf_float64(cpu_fpr[rD(ctx->opcode)]); \
78 } \
79 if (unlikely(Rc(ctx->opcode) != 0)) { \
80 gen_set_cr1_from_fpscr(ctx); \
81 } \
82 }
83 #define GEN_FLOAT_AB(name, op2, inval, set_fprf, type) \
84 _GEN_FLOAT_AB(name, name, 0x3F, op2, inval, 0, set_fprf, type); \
85 _GEN_FLOAT_AB(name##s, name, 0x3B, op2, inval, 1, set_fprf, type);
86
87 #define _GEN_FLOAT_AC(name, op, op1, op2, inval, isfloat, set_fprf, type) \
88 static void gen_f##name(DisasContext *ctx) \
89 { \
90 if (unlikely(!ctx->fpu_enabled)) { \
91 gen_exception(ctx, POWERPC_EXCP_FPU); \
92 return; \
93 } \
94 gen_reset_fpstatus(); \
95 gen_helper_f##op(cpu_fpr[rD(ctx->opcode)], cpu_env, \
96 cpu_fpr[rA(ctx->opcode)], \
97 cpu_fpr[rC(ctx->opcode)]); \
98 if (isfloat) { \
99 gen_helper_frsp(cpu_fpr[rD(ctx->opcode)], cpu_env, \
100 cpu_fpr[rD(ctx->opcode)]); \
101 } \
102 if (set_fprf) { \
103 gen_compute_fprf_float64(cpu_fpr[rD(ctx->opcode)]); \
104 } \
105 if (unlikely(Rc(ctx->opcode) != 0)) { \
106 gen_set_cr1_from_fpscr(ctx); \
107 } \
108 }
109 #define GEN_FLOAT_AC(name, op2, inval, set_fprf, type) \
110 _GEN_FLOAT_AC(name, name, 0x3F, op2, inval, 0, set_fprf, type); \
111 _GEN_FLOAT_AC(name##s, name, 0x3B, op2, inval, 1, set_fprf, type);
112
113 #define GEN_FLOAT_B(name, op2, op3, set_fprf, type) \
114 static void gen_f##name(DisasContext *ctx) \
115 { \
116 if (unlikely(!ctx->fpu_enabled)) { \
117 gen_exception(ctx, POWERPC_EXCP_FPU); \
118 return; \
119 } \
120 gen_reset_fpstatus(); \
121 gen_helper_f##name(cpu_fpr[rD(ctx->opcode)], cpu_env, \
122 cpu_fpr[rB(ctx->opcode)]); \
123 if (set_fprf) { \
124 gen_compute_fprf_float64(cpu_fpr[rD(ctx->opcode)]); \
125 } \
126 if (unlikely(Rc(ctx->opcode) != 0)) { \
127 gen_set_cr1_from_fpscr(ctx); \
128 } \
129 }
130
131 #define GEN_FLOAT_BS(name, op1, op2, set_fprf, type) \
132 static void gen_f##name(DisasContext *ctx) \
133 { \
134 if (unlikely(!ctx->fpu_enabled)) { \
135 gen_exception(ctx, POWERPC_EXCP_FPU); \
136 return; \
137 } \
138 gen_reset_fpstatus(); \
139 gen_helper_f##name(cpu_fpr[rD(ctx->opcode)], cpu_env, \
140 cpu_fpr[rB(ctx->opcode)]); \
141 if (set_fprf) { \
142 gen_compute_fprf_float64(cpu_fpr[rD(ctx->opcode)]); \
143 } \
144 if (unlikely(Rc(ctx->opcode) != 0)) { \
145 gen_set_cr1_from_fpscr(ctx); \
146 } \
147 }
148
149 /* fadd - fadds */
150 GEN_FLOAT_AB(add, 0x15, 0x000007C0, 1, PPC_FLOAT);
151 /* fdiv - fdivs */
152 GEN_FLOAT_AB(div, 0x12, 0x000007C0, 1, PPC_FLOAT);
153 /* fmul - fmuls */
154 GEN_FLOAT_AC(mul, 0x19, 0x0000F800, 1, PPC_FLOAT);
155
156 /* fre */
157 GEN_FLOAT_BS(re, 0x3F, 0x18, 1, PPC_FLOAT_EXT);
158
159 /* fres */
160 GEN_FLOAT_BS(res, 0x3B, 0x18, 1, PPC_FLOAT_FRES);
161
162 /* frsqrte */
163 GEN_FLOAT_BS(rsqrte, 0x3F, 0x1A, 1, PPC_FLOAT_FRSQRTE);
164
165 /* frsqrtes */
166 static void gen_frsqrtes(DisasContext *ctx)
167 {
168 if (unlikely(!ctx->fpu_enabled)) {
169 gen_exception(ctx, POWERPC_EXCP_FPU);
170 return;
171 }
172 gen_reset_fpstatus();
173 gen_helper_frsqrte(cpu_fpr[rD(ctx->opcode)], cpu_env,
174 cpu_fpr[rB(ctx->opcode)]);
175 gen_helper_frsp(cpu_fpr[rD(ctx->opcode)], cpu_env,
176 cpu_fpr[rD(ctx->opcode)]);
177 gen_compute_fprf_float64(cpu_fpr[rD(ctx->opcode)]);
178 if (unlikely(Rc(ctx->opcode) != 0)) {
179 gen_set_cr1_from_fpscr(ctx);
180 }
181 }
182
183 /* fsel */
184 _GEN_FLOAT_ACB(sel, sel, 0x3F, 0x17, 0, 0, PPC_FLOAT_FSEL);
185 /* fsub - fsubs */
186 GEN_FLOAT_AB(sub, 0x14, 0x000007C0, 1, PPC_FLOAT);
187 /* Optional: */
188
189 /* fsqrt */
190 static void gen_fsqrt(DisasContext *ctx)
191 {
192 if (unlikely(!ctx->fpu_enabled)) {
193 gen_exception(ctx, POWERPC_EXCP_FPU);
194 return;
195 }
196 gen_reset_fpstatus();
197 gen_helper_fsqrt(cpu_fpr[rD(ctx->opcode)], cpu_env,
198 cpu_fpr[rB(ctx->opcode)]);
199 gen_compute_fprf_float64(cpu_fpr[rD(ctx->opcode)]);
200 if (unlikely(Rc(ctx->opcode) != 0)) {
201 gen_set_cr1_from_fpscr(ctx);
202 }
203 }
204
205 static void gen_fsqrts(DisasContext *ctx)
206 {
207 if (unlikely(!ctx->fpu_enabled)) {
208 gen_exception(ctx, POWERPC_EXCP_FPU);
209 return;
210 }
211 gen_reset_fpstatus();
212 gen_helper_fsqrt(cpu_fpr[rD(ctx->opcode)], cpu_env,
213 cpu_fpr[rB(ctx->opcode)]);
214 gen_helper_frsp(cpu_fpr[rD(ctx->opcode)], cpu_env,
215 cpu_fpr[rD(ctx->opcode)]);
216 gen_compute_fprf_float64(cpu_fpr[rD(ctx->opcode)]);
217 if (unlikely(Rc(ctx->opcode) != 0)) {
218 gen_set_cr1_from_fpscr(ctx);
219 }
220 }
221
222 /*** Floating-Point multiply-and-add ***/
223 /* fmadd - fmadds */
224 GEN_FLOAT_ACB(madd, 0x1D, 1, PPC_FLOAT);
225 /* fmsub - fmsubs */
226 GEN_FLOAT_ACB(msub, 0x1C, 1, PPC_FLOAT);
227 /* fnmadd - fnmadds */
228 GEN_FLOAT_ACB(nmadd, 0x1F, 1, PPC_FLOAT);
229 /* fnmsub - fnmsubs */
230 GEN_FLOAT_ACB(nmsub, 0x1E, 1, PPC_FLOAT);
231
232 /*** Floating-Point round & convert ***/
233 /* fctiw */
234 GEN_FLOAT_B(ctiw, 0x0E, 0x00, 0, PPC_FLOAT);
235 /* fctiwu */
236 GEN_FLOAT_B(ctiwu, 0x0E, 0x04, 0, PPC2_FP_CVT_ISA206);
237 /* fctiwz */
238 GEN_FLOAT_B(ctiwz, 0x0F, 0x00, 0, PPC_FLOAT);
239 /* fctiwuz */
240 GEN_FLOAT_B(ctiwuz, 0x0F, 0x04, 0, PPC2_FP_CVT_ISA206);
241 /* frsp */
242 GEN_FLOAT_B(rsp, 0x0C, 0x00, 1, PPC_FLOAT);
243 /* fcfid */
244 GEN_FLOAT_B(cfid, 0x0E, 0x1A, 1, PPC2_FP_CVT_S64);
245 /* fcfids */
246 GEN_FLOAT_B(cfids, 0x0E, 0x1A, 0, PPC2_FP_CVT_ISA206);
247 /* fcfidu */
248 GEN_FLOAT_B(cfidu, 0x0E, 0x1E, 0, PPC2_FP_CVT_ISA206);
249 /* fcfidus */
250 GEN_FLOAT_B(cfidus, 0x0E, 0x1E, 0, PPC2_FP_CVT_ISA206);
251 /* fctid */
252 GEN_FLOAT_B(ctid, 0x0E, 0x19, 0, PPC2_FP_CVT_S64);
253 /* fctidu */
254 GEN_FLOAT_B(ctidu, 0x0E, 0x1D, 0, PPC2_FP_CVT_ISA206);
255 /* fctidz */
256 GEN_FLOAT_B(ctidz, 0x0F, 0x19, 0, PPC2_FP_CVT_S64);
257 /* fctidu */
258 GEN_FLOAT_B(ctiduz, 0x0F, 0x1D, 0, PPC2_FP_CVT_ISA206);
259
260 /* frin */
261 GEN_FLOAT_B(rin, 0x08, 0x0C, 1, PPC_FLOAT_EXT);
262 /* friz */
263 GEN_FLOAT_B(riz, 0x08, 0x0D, 1, PPC_FLOAT_EXT);
264 /* frip */
265 GEN_FLOAT_B(rip, 0x08, 0x0E, 1, PPC_FLOAT_EXT);
266 /* frim */
267 GEN_FLOAT_B(rim, 0x08, 0x0F, 1, PPC_FLOAT_EXT);
268
269 static void gen_ftdiv(DisasContext *ctx)
270 {
271 if (unlikely(!ctx->fpu_enabled)) {
272 gen_exception(ctx, POWERPC_EXCP_FPU);
273 return;
274 }
275 gen_helper_ftdiv(cpu_crf[crfD(ctx->opcode)], cpu_fpr[rA(ctx->opcode)],
276 cpu_fpr[rB(ctx->opcode)]);
277 }
278
279 static void gen_ftsqrt(DisasContext *ctx)
280 {
281 if (unlikely(!ctx->fpu_enabled)) {
282 gen_exception(ctx, POWERPC_EXCP_FPU);
283 return;
284 }
285 gen_helper_ftsqrt(cpu_crf[crfD(ctx->opcode)], cpu_fpr[rB(ctx->opcode)]);
286 }
287
288
289
290 /*** Floating-Point compare ***/
291
292 /* fcmpo */
293 static void gen_fcmpo(DisasContext *ctx)
294 {
295 TCGv_i32 crf;
296 if (unlikely(!ctx->fpu_enabled)) {
297 gen_exception(ctx, POWERPC_EXCP_FPU);
298 return;
299 }
300 gen_reset_fpstatus();
301 crf = tcg_const_i32(crfD(ctx->opcode));
302 gen_helper_fcmpo(cpu_env, cpu_fpr[rA(ctx->opcode)],
303 cpu_fpr[rB(ctx->opcode)], crf);
304 tcg_temp_free_i32(crf);
305 gen_helper_float_check_status(cpu_env);
306 }
307
308 /* fcmpu */
309 static void gen_fcmpu(DisasContext *ctx)
310 {
311 TCGv_i32 crf;
312 if (unlikely(!ctx->fpu_enabled)) {
313 gen_exception(ctx, POWERPC_EXCP_FPU);
314 return;
315 }
316 gen_reset_fpstatus();
317 crf = tcg_const_i32(crfD(ctx->opcode));
318 gen_helper_fcmpu(cpu_env, cpu_fpr[rA(ctx->opcode)],
319 cpu_fpr[rB(ctx->opcode)], crf);
320 tcg_temp_free_i32(crf);
321 gen_helper_float_check_status(cpu_env);
322 }
323
324 /*** Floating-point move ***/
325 /* fabs */
326 /* XXX: beware that fabs never checks for NaNs nor update FPSCR */
327 static void gen_fabs(DisasContext *ctx)
328 {
329 if (unlikely(!ctx->fpu_enabled)) {
330 gen_exception(ctx, POWERPC_EXCP_FPU);
331 return;
332 }
333 tcg_gen_andi_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpr[rB(ctx->opcode)],
334 ~(1ULL << 63));
335 if (unlikely(Rc(ctx->opcode))) {
336 gen_set_cr1_from_fpscr(ctx);
337 }
338 }
339
340 /* fmr - fmr. */
341 /* XXX: beware that fmr never checks for NaNs nor update FPSCR */
342 static void gen_fmr(DisasContext *ctx)
343 {
344 if (unlikely(!ctx->fpu_enabled)) {
345 gen_exception(ctx, POWERPC_EXCP_FPU);
346 return;
347 }
348 tcg_gen_mov_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpr[rB(ctx->opcode)]);
349 if (unlikely(Rc(ctx->opcode))) {
350 gen_set_cr1_from_fpscr(ctx);
351 }
352 }
353
354 /* fnabs */
355 /* XXX: beware that fnabs never checks for NaNs nor update FPSCR */
356 static void gen_fnabs(DisasContext *ctx)
357 {
358 if (unlikely(!ctx->fpu_enabled)) {
359 gen_exception(ctx, POWERPC_EXCP_FPU);
360 return;
361 }
362 tcg_gen_ori_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpr[rB(ctx->opcode)],
363 1ULL << 63);
364 if (unlikely(Rc(ctx->opcode))) {
365 gen_set_cr1_from_fpscr(ctx);
366 }
367 }
368
369 /* fneg */
370 /* XXX: beware that fneg never checks for NaNs nor update FPSCR */
371 static void gen_fneg(DisasContext *ctx)
372 {
373 if (unlikely(!ctx->fpu_enabled)) {
374 gen_exception(ctx, POWERPC_EXCP_FPU);
375 return;
376 }
377 tcg_gen_xori_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpr[rB(ctx->opcode)],
378 1ULL << 63);
379 if (unlikely(Rc(ctx->opcode))) {
380 gen_set_cr1_from_fpscr(ctx);
381 }
382 }
383
384 /* fcpsgn: PowerPC 2.05 specification */
385 /* XXX: beware that fcpsgn never checks for NaNs nor update FPSCR */
386 static void gen_fcpsgn(DisasContext *ctx)
387 {
388 if (unlikely(!ctx->fpu_enabled)) {
389 gen_exception(ctx, POWERPC_EXCP_FPU);
390 return;
391 }
392 tcg_gen_deposit_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpr[rA(ctx->opcode)],
393 cpu_fpr[rB(ctx->opcode)], 0, 63);
394 if (unlikely(Rc(ctx->opcode))) {
395 gen_set_cr1_from_fpscr(ctx);
396 }
397 }
398
399 static void gen_fmrgew(DisasContext *ctx)
400 {
401 TCGv_i64 b0;
402 if (unlikely(!ctx->fpu_enabled)) {
403 gen_exception(ctx, POWERPC_EXCP_FPU);
404 return;
405 }
406 b0 = tcg_temp_new_i64();
407 tcg_gen_shri_i64(b0, cpu_fpr[rB(ctx->opcode)], 32);
408 tcg_gen_deposit_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpr[rA(ctx->opcode)],
409 b0, 0, 32);
410 tcg_temp_free_i64(b0);
411 }
412
413 static void gen_fmrgow(DisasContext *ctx)
414 {
415 if (unlikely(!ctx->fpu_enabled)) {
416 gen_exception(ctx, POWERPC_EXCP_FPU);
417 return;
418 }
419 tcg_gen_deposit_i64(cpu_fpr[rD(ctx->opcode)],
420 cpu_fpr[rB(ctx->opcode)],
421 cpu_fpr[rA(ctx->opcode)],
422 32, 32);
423 }
424
425 /*** Floating-Point status & ctrl register ***/
426
427 /* mcrfs */
428 static void gen_mcrfs(DisasContext *ctx)
429 {
430 TCGv tmp = tcg_temp_new();
431 TCGv_i32 tmask;
432 TCGv_i64 tnew_fpscr = tcg_temp_new_i64();
433 int bfa;
434 int nibble;
435 int shift;
436
437 if (unlikely(!ctx->fpu_enabled)) {
438 gen_exception(ctx, POWERPC_EXCP_FPU);
439 return;
440 }
441 bfa = crfS(ctx->opcode);
442 nibble = 7 - bfa;
443 shift = 4 * nibble;
444 tcg_gen_shri_tl(tmp, cpu_fpscr, shift);
445 tcg_gen_trunc_tl_i32(cpu_crf[crfD(ctx->opcode)], tmp);
446 tcg_gen_andi_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)], 0xf);
447 tcg_temp_free(tmp);
448 tcg_gen_extu_tl_i64(tnew_fpscr, cpu_fpscr);
449 /* Only the exception bits (including FX) should be cleared if read */
450 tcg_gen_andi_i64(tnew_fpscr, tnew_fpscr, ~((0xF << shift) & FP_EX_CLEAR_BITS));
451 /* FEX and VX need to be updated, so don't set fpscr directly */
452 tmask = tcg_const_i32(1 << nibble);
453 gen_helper_store_fpscr(cpu_env, tnew_fpscr, tmask);
454 tcg_temp_free_i32(tmask);
455 tcg_temp_free_i64(tnew_fpscr);
456 }
457
458 /* mffs */
459 static void gen_mffs(DisasContext *ctx)
460 {
461 if (unlikely(!ctx->fpu_enabled)) {
462 gen_exception(ctx, POWERPC_EXCP_FPU);
463 return;
464 }
465 gen_reset_fpstatus();
466 tcg_gen_extu_tl_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpscr);
467 if (unlikely(Rc(ctx->opcode))) {
468 gen_set_cr1_from_fpscr(ctx);
469 }
470 }
471
472 /* mtfsb0 */
473 static void gen_mtfsb0(DisasContext *ctx)
474 {
475 uint8_t crb;
476
477 if (unlikely(!ctx->fpu_enabled)) {
478 gen_exception(ctx, POWERPC_EXCP_FPU);
479 return;
480 }
481 crb = 31 - crbD(ctx->opcode);
482 gen_reset_fpstatus();
483 if (likely(crb != FPSCR_FEX && crb != FPSCR_VX)) {
484 TCGv_i32 t0;
485 t0 = tcg_const_i32(crb);
486 gen_helper_fpscr_clrbit(cpu_env, t0);
487 tcg_temp_free_i32(t0);
488 }
489 if (unlikely(Rc(ctx->opcode) != 0)) {
490 tcg_gen_trunc_tl_i32(cpu_crf[1], cpu_fpscr);
491 tcg_gen_shri_i32(cpu_crf[1], cpu_crf[1], FPSCR_OX);
492 }
493 }
494
495 /* mtfsb1 */
496 static void gen_mtfsb1(DisasContext *ctx)
497 {
498 uint8_t crb;
499
500 if (unlikely(!ctx->fpu_enabled)) {
501 gen_exception(ctx, POWERPC_EXCP_FPU);
502 return;
503 }
504 crb = 31 - crbD(ctx->opcode);
505 gen_reset_fpstatus();
506 /* XXX: we pretend we can only do IEEE floating-point computations */
507 if (likely(crb != FPSCR_FEX && crb != FPSCR_VX && crb != FPSCR_NI)) {
508 TCGv_i32 t0;
509 t0 = tcg_const_i32(crb);
510 gen_helper_fpscr_setbit(cpu_env, t0);
511 tcg_temp_free_i32(t0);
512 }
513 if (unlikely(Rc(ctx->opcode) != 0)) {
514 tcg_gen_trunc_tl_i32(cpu_crf[1], cpu_fpscr);
515 tcg_gen_shri_i32(cpu_crf[1], cpu_crf[1], FPSCR_OX);
516 }
517 /* We can raise a differed exception */
518 gen_helper_float_check_status(cpu_env);
519 }
520
521 /* mtfsf */
522 static void gen_mtfsf(DisasContext *ctx)
523 {
524 TCGv_i32 t0;
525 int flm, l, w;
526
527 if (unlikely(!ctx->fpu_enabled)) {
528 gen_exception(ctx, POWERPC_EXCP_FPU);
529 return;
530 }
531 flm = FPFLM(ctx->opcode);
532 l = FPL(ctx->opcode);
533 w = FPW(ctx->opcode);
534 if (unlikely(w & !(ctx->insns_flags2 & PPC2_ISA205))) {
535 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
536 return;
537 }
538 gen_reset_fpstatus();
539 if (l) {
540 t0 = tcg_const_i32((ctx->insns_flags2 & PPC2_ISA205) ? 0xffff : 0xff);
541 } else {
542 t0 = tcg_const_i32(flm << (w * 8));
543 }
544 gen_helper_store_fpscr(cpu_env, cpu_fpr[rB(ctx->opcode)], t0);
545 tcg_temp_free_i32(t0);
546 if (unlikely(Rc(ctx->opcode) != 0)) {
547 tcg_gen_trunc_tl_i32(cpu_crf[1], cpu_fpscr);
548 tcg_gen_shri_i32(cpu_crf[1], cpu_crf[1], FPSCR_OX);
549 }
550 /* We can raise a differed exception */
551 gen_helper_float_check_status(cpu_env);
552 }
553
554 /* mtfsfi */
555 static void gen_mtfsfi(DisasContext *ctx)
556 {
557 int bf, sh, w;
558 TCGv_i64 t0;
559 TCGv_i32 t1;
560
561 if (unlikely(!ctx->fpu_enabled)) {
562 gen_exception(ctx, POWERPC_EXCP_FPU);
563 return;
564 }
565 w = FPW(ctx->opcode);
566 bf = FPBF(ctx->opcode);
567 if (unlikely(w & !(ctx->insns_flags2 & PPC2_ISA205))) {
568 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
569 return;
570 }
571 sh = (8 * w) + 7 - bf;
572 gen_reset_fpstatus();
573 t0 = tcg_const_i64(((uint64_t)FPIMM(ctx->opcode)) << (4 * sh));
574 t1 = tcg_const_i32(1 << sh);
575 gen_helper_store_fpscr(cpu_env, t0, t1);
576 tcg_temp_free_i64(t0);
577 tcg_temp_free_i32(t1);
578 if (unlikely(Rc(ctx->opcode) != 0)) {
579 tcg_gen_trunc_tl_i32(cpu_crf[1], cpu_fpscr);
580 tcg_gen_shri_i32(cpu_crf[1], cpu_crf[1], FPSCR_OX);
581 }
582 /* We can raise a differed exception */
583 gen_helper_float_check_status(cpu_env);
584 }
585
586 /*** Floating-point load ***/
587 #define GEN_LDF(name, ldop, opc, type) \
588 static void glue(gen_, name)(DisasContext *ctx) \
589 { \
590 TCGv EA; \
591 if (unlikely(!ctx->fpu_enabled)) { \
592 gen_exception(ctx, POWERPC_EXCP_FPU); \
593 return; \
594 } \
595 gen_set_access_type(ctx, ACCESS_FLOAT); \
596 EA = tcg_temp_new(); \
597 gen_addr_imm_index(ctx, EA, 0); \
598 gen_qemu_##ldop(ctx, cpu_fpr[rD(ctx->opcode)], EA); \
599 tcg_temp_free(EA); \
600 }
601
602 #define GEN_LDUF(name, ldop, opc, type) \
603 static void glue(gen_, name##u)(DisasContext *ctx) \
604 { \
605 TCGv EA; \
606 if (unlikely(!ctx->fpu_enabled)) { \
607 gen_exception(ctx, POWERPC_EXCP_FPU); \
608 return; \
609 } \
610 if (unlikely(rA(ctx->opcode) == 0)) { \
611 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); \
612 return; \
613 } \
614 gen_set_access_type(ctx, ACCESS_FLOAT); \
615 EA = tcg_temp_new(); \
616 gen_addr_imm_index(ctx, EA, 0); \
617 gen_qemu_##ldop(ctx, cpu_fpr[rD(ctx->opcode)], EA); \
618 tcg_gen_mov_tl(cpu_gpr[rA(ctx->opcode)], EA); \
619 tcg_temp_free(EA); \
620 }
621
622 #define GEN_LDUXF(name, ldop, opc, type) \
623 static void glue(gen_, name##ux)(DisasContext *ctx) \
624 { \
625 TCGv EA; \
626 if (unlikely(!ctx->fpu_enabled)) { \
627 gen_exception(ctx, POWERPC_EXCP_FPU); \
628 return; \
629 } \
630 if (unlikely(rA(ctx->opcode) == 0)) { \
631 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); \
632 return; \
633 } \
634 gen_set_access_type(ctx, ACCESS_FLOAT); \
635 EA = tcg_temp_new(); \
636 gen_addr_reg_index(ctx, EA); \
637 gen_qemu_##ldop(ctx, cpu_fpr[rD(ctx->opcode)], EA); \
638 tcg_gen_mov_tl(cpu_gpr[rA(ctx->opcode)], EA); \
639 tcg_temp_free(EA); \
640 }
641
642 #define GEN_LDXF(name, ldop, opc2, opc3, type) \
643 static void glue(gen_, name##x)(DisasContext *ctx) \
644 { \
645 TCGv EA; \
646 if (unlikely(!ctx->fpu_enabled)) { \
647 gen_exception(ctx, POWERPC_EXCP_FPU); \
648 return; \
649 } \
650 gen_set_access_type(ctx, ACCESS_FLOAT); \
651 EA = tcg_temp_new(); \
652 gen_addr_reg_index(ctx, EA); \
653 gen_qemu_##ldop(ctx, cpu_fpr[rD(ctx->opcode)], EA); \
654 tcg_temp_free(EA); \
655 }
656
657 #define GEN_LDFS(name, ldop, op, type) \
658 GEN_LDF(name, ldop, op | 0x20, type); \
659 GEN_LDUF(name, ldop, op | 0x21, type); \
660 GEN_LDUXF(name, ldop, op | 0x01, type); \
661 GEN_LDXF(name, ldop, 0x17, op | 0x00, type)
662
663 static void gen_qemu_ld32fs(DisasContext *ctx, TCGv_i64 dest, TCGv addr)
664 {
665 TCGv_i32 tmp = tcg_temp_new_i32();
666 tcg_gen_qemu_ld_i32(tmp, addr, ctx->mem_idx, DEF_MEMOP(MO_UL));
667 gen_helper_todouble(dest, tmp);
668 tcg_temp_free_i32(tmp);
669 }
670
671 /* lfd lfdu lfdux lfdx */
672 GEN_LDFS(lfd, ld64_i64, 0x12, PPC_FLOAT);
673 /* lfs lfsu lfsux lfsx */
674 GEN_LDFS(lfs, ld32fs, 0x10, PPC_FLOAT);
675
676 /* lfdp */
677 static void gen_lfdp(DisasContext *ctx)
678 {
679 TCGv EA;
680 if (unlikely(!ctx->fpu_enabled)) {
681 gen_exception(ctx, POWERPC_EXCP_FPU);
682 return;
683 }
684 gen_set_access_type(ctx, ACCESS_FLOAT);
685 EA = tcg_temp_new();
686 gen_addr_imm_index(ctx, EA, 0);
687 /* We only need to swap high and low halves. gen_qemu_ld64_i64 does
688 necessary 64-bit byteswap already. */
689 if (unlikely(ctx->le_mode)) {
690 gen_qemu_ld64_i64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
691 tcg_gen_addi_tl(EA, EA, 8);
692 gen_qemu_ld64_i64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
693 } else {
694 gen_qemu_ld64_i64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
695 tcg_gen_addi_tl(EA, EA, 8);
696 gen_qemu_ld64_i64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
697 }
698 tcg_temp_free(EA);
699 }
700
701 /* lfdpx */
702 static void gen_lfdpx(DisasContext *ctx)
703 {
704 TCGv EA;
705 if (unlikely(!ctx->fpu_enabled)) {
706 gen_exception(ctx, POWERPC_EXCP_FPU);
707 return;
708 }
709 gen_set_access_type(ctx, ACCESS_FLOAT);
710 EA = tcg_temp_new();
711 gen_addr_reg_index(ctx, EA);
712 /* We only need to swap high and low halves. gen_qemu_ld64_i64 does
713 necessary 64-bit byteswap already. */
714 if (unlikely(ctx->le_mode)) {
715 gen_qemu_ld64_i64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
716 tcg_gen_addi_tl(EA, EA, 8);
717 gen_qemu_ld64_i64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
718 } else {
719 gen_qemu_ld64_i64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
720 tcg_gen_addi_tl(EA, EA, 8);
721 gen_qemu_ld64_i64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
722 }
723 tcg_temp_free(EA);
724 }
725
726 /* lfiwax */
727 static void gen_lfiwax(DisasContext *ctx)
728 {
729 TCGv EA;
730 TCGv t0;
731 if (unlikely(!ctx->fpu_enabled)) {
732 gen_exception(ctx, POWERPC_EXCP_FPU);
733 return;
734 }
735 gen_set_access_type(ctx, ACCESS_FLOAT);
736 EA = tcg_temp_new();
737 t0 = tcg_temp_new();
738 gen_addr_reg_index(ctx, EA);
739 gen_qemu_ld32s(ctx, t0, EA);
740 tcg_gen_ext_tl_i64(cpu_fpr[rD(ctx->opcode)], t0);
741 tcg_temp_free(EA);
742 tcg_temp_free(t0);
743 }
744
745 /* lfiwzx */
746 static void gen_lfiwzx(DisasContext *ctx)
747 {
748 TCGv EA;
749 if (unlikely(!ctx->fpu_enabled)) {
750 gen_exception(ctx, POWERPC_EXCP_FPU);
751 return;
752 }
753 gen_set_access_type(ctx, ACCESS_FLOAT);
754 EA = tcg_temp_new();
755 gen_addr_reg_index(ctx, EA);
756 gen_qemu_ld32u_i64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
757 tcg_temp_free(EA);
758 }
759 /*** Floating-point store ***/
760 #define GEN_STF(name, stop, opc, type) \
761 static void glue(gen_, name)(DisasContext *ctx) \
762 { \
763 TCGv EA; \
764 if (unlikely(!ctx->fpu_enabled)) { \
765 gen_exception(ctx, POWERPC_EXCP_FPU); \
766 return; \
767 } \
768 gen_set_access_type(ctx, ACCESS_FLOAT); \
769 EA = tcg_temp_new(); \
770 gen_addr_imm_index(ctx, EA, 0); \
771 gen_qemu_##stop(ctx, cpu_fpr[rS(ctx->opcode)], EA); \
772 tcg_temp_free(EA); \
773 }
774
775 #define GEN_STUF(name, stop, opc, type) \
776 static void glue(gen_, name##u)(DisasContext *ctx) \
777 { \
778 TCGv EA; \
779 if (unlikely(!ctx->fpu_enabled)) { \
780 gen_exception(ctx, POWERPC_EXCP_FPU); \
781 return; \
782 } \
783 if (unlikely(rA(ctx->opcode) == 0)) { \
784 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); \
785 return; \
786 } \
787 gen_set_access_type(ctx, ACCESS_FLOAT); \
788 EA = tcg_temp_new(); \
789 gen_addr_imm_index(ctx, EA, 0); \
790 gen_qemu_##stop(ctx, cpu_fpr[rS(ctx->opcode)], EA); \
791 tcg_gen_mov_tl(cpu_gpr[rA(ctx->opcode)], EA); \
792 tcg_temp_free(EA); \
793 }
794
795 #define GEN_STUXF(name, stop, opc, type) \
796 static void glue(gen_, name##ux)(DisasContext *ctx) \
797 { \
798 TCGv EA; \
799 if (unlikely(!ctx->fpu_enabled)) { \
800 gen_exception(ctx, POWERPC_EXCP_FPU); \
801 return; \
802 } \
803 if (unlikely(rA(ctx->opcode) == 0)) { \
804 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); \
805 return; \
806 } \
807 gen_set_access_type(ctx, ACCESS_FLOAT); \
808 EA = tcg_temp_new(); \
809 gen_addr_reg_index(ctx, EA); \
810 gen_qemu_##stop(ctx, cpu_fpr[rS(ctx->opcode)], EA); \
811 tcg_gen_mov_tl(cpu_gpr[rA(ctx->opcode)], EA); \
812 tcg_temp_free(EA); \
813 }
814
815 #define GEN_STXF(name, stop, opc2, opc3, type) \
816 static void glue(gen_, name##x)(DisasContext *ctx) \
817 { \
818 TCGv EA; \
819 if (unlikely(!ctx->fpu_enabled)) { \
820 gen_exception(ctx, POWERPC_EXCP_FPU); \
821 return; \
822 } \
823 gen_set_access_type(ctx, ACCESS_FLOAT); \
824 EA = tcg_temp_new(); \
825 gen_addr_reg_index(ctx, EA); \
826 gen_qemu_##stop(ctx, cpu_fpr[rS(ctx->opcode)], EA); \
827 tcg_temp_free(EA); \
828 }
829
830 #define GEN_STFS(name, stop, op, type) \
831 GEN_STF(name, stop, op | 0x20, type); \
832 GEN_STUF(name, stop, op | 0x21, type); \
833 GEN_STUXF(name, stop, op | 0x01, type); \
834 GEN_STXF(name, stop, 0x17, op | 0x00, type)
835
836 static void gen_qemu_st32fs(DisasContext *ctx, TCGv_i64 src, TCGv addr)
837 {
838 TCGv_i32 tmp = tcg_temp_new_i32();
839 gen_helper_tosingle(tmp, src);
840 tcg_gen_qemu_st_i32(tmp, addr, ctx->mem_idx, DEF_MEMOP(MO_UL));
841 tcg_temp_free_i32(tmp);
842 }
843
844 /* stfd stfdu stfdux stfdx */
845 GEN_STFS(stfd, st64_i64, 0x16, PPC_FLOAT);
846 /* stfs stfsu stfsux stfsx */
847 GEN_STFS(stfs, st32fs, 0x14, PPC_FLOAT);
848
849 /* stfdp */
850 static void gen_stfdp(DisasContext *ctx)
851 {
852 TCGv EA;
853 if (unlikely(!ctx->fpu_enabled)) {
854 gen_exception(ctx, POWERPC_EXCP_FPU);
855 return;
856 }
857 gen_set_access_type(ctx, ACCESS_FLOAT);
858 EA = tcg_temp_new();
859 gen_addr_imm_index(ctx, EA, 0);
860 /* We only need to swap high and low halves. gen_qemu_st64_i64 does
861 necessary 64-bit byteswap already. */
862 if (unlikely(ctx->le_mode)) {
863 gen_qemu_st64_i64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
864 tcg_gen_addi_tl(EA, EA, 8);
865 gen_qemu_st64_i64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
866 } else {
867 gen_qemu_st64_i64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
868 tcg_gen_addi_tl(EA, EA, 8);
869 gen_qemu_st64_i64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
870 }
871 tcg_temp_free(EA);
872 }
873
874 /* stfdpx */
875 static void gen_stfdpx(DisasContext *ctx)
876 {
877 TCGv EA;
878 if (unlikely(!ctx->fpu_enabled)) {
879 gen_exception(ctx, POWERPC_EXCP_FPU);
880 return;
881 }
882 gen_set_access_type(ctx, ACCESS_FLOAT);
883 EA = tcg_temp_new();
884 gen_addr_reg_index(ctx, EA);
885 /* We only need to swap high and low halves. gen_qemu_st64_i64 does
886 necessary 64-bit byteswap already. */
887 if (unlikely(ctx->le_mode)) {
888 gen_qemu_st64_i64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
889 tcg_gen_addi_tl(EA, EA, 8);
890 gen_qemu_st64_i64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
891 } else {
892 gen_qemu_st64_i64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
893 tcg_gen_addi_tl(EA, EA, 8);
894 gen_qemu_st64_i64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
895 }
896 tcg_temp_free(EA);
897 }
898
899 /* Optional: */
900 static inline void gen_qemu_st32fiw(DisasContext *ctx, TCGv_i64 arg1, TCGv arg2)
901 {
902 TCGv t0 = tcg_temp_new();
903 tcg_gen_trunc_i64_tl(t0, arg1),
904 gen_qemu_st32(ctx, t0, arg2);
905 tcg_temp_free(t0);
906 }
907 /* stfiwx */
908 GEN_STXF(stfiw, st32fiw, 0x17, 0x1E, PPC_FLOAT_STFIWX);
909
910 /* POWER2 specific instructions */
911 /* Quad manipulation (load/store two floats at a time) */
912
913 /* lfq */
914 static void gen_lfq(DisasContext *ctx)
915 {
916 int rd = rD(ctx->opcode);
917 TCGv t0;
918 gen_set_access_type(ctx, ACCESS_FLOAT);
919 t0 = tcg_temp_new();
920 gen_addr_imm_index(ctx, t0, 0);
921 gen_qemu_ld64_i64(ctx, cpu_fpr[rd], t0);
922 gen_addr_add(ctx, t0, t0, 8);
923 gen_qemu_ld64_i64(ctx, cpu_fpr[(rd + 1) % 32], t0);
924 tcg_temp_free(t0);
925 }
926
927 /* lfqu */
928 static void gen_lfqu(DisasContext *ctx)
929 {
930 int ra = rA(ctx->opcode);
931 int rd = rD(ctx->opcode);
932 TCGv t0, t1;
933 gen_set_access_type(ctx, ACCESS_FLOAT);
934 t0 = tcg_temp_new();
935 t1 = tcg_temp_new();
936 gen_addr_imm_index(ctx, t0, 0);
937 gen_qemu_ld64_i64(ctx, cpu_fpr[rd], t0);
938 gen_addr_add(ctx, t1, t0, 8);
939 gen_qemu_ld64_i64(ctx, cpu_fpr[(rd + 1) % 32], t1);
940 if (ra != 0)
941 tcg_gen_mov_tl(cpu_gpr[ra], t0);
942 tcg_temp_free(t0);
943 tcg_temp_free(t1);
944 }
945
946 /* lfqux */
947 static void gen_lfqux(DisasContext *ctx)
948 {
949 int ra = rA(ctx->opcode);
950 int rd = rD(ctx->opcode);
951 gen_set_access_type(ctx, ACCESS_FLOAT);
952 TCGv t0, t1;
953 t0 = tcg_temp_new();
954 gen_addr_reg_index(ctx, t0);
955 gen_qemu_ld64_i64(ctx, cpu_fpr[rd], t0);
956 t1 = tcg_temp_new();
957 gen_addr_add(ctx, t1, t0, 8);
958 gen_qemu_ld64_i64(ctx, cpu_fpr[(rd + 1) % 32], t1);
959 tcg_temp_free(t1);
960 if (ra != 0)
961 tcg_gen_mov_tl(cpu_gpr[ra], t0);
962 tcg_temp_free(t0);
963 }
964
965 /* lfqx */
966 static void gen_lfqx(DisasContext *ctx)
967 {
968 int rd = rD(ctx->opcode);
969 TCGv t0;
970 gen_set_access_type(ctx, ACCESS_FLOAT);
971 t0 = tcg_temp_new();
972 gen_addr_reg_index(ctx, t0);
973 gen_qemu_ld64_i64(ctx, cpu_fpr[rd], t0);
974 gen_addr_add(ctx, t0, t0, 8);
975 gen_qemu_ld64_i64(ctx, cpu_fpr[(rd + 1) % 32], t0);
976 tcg_temp_free(t0);
977 }
978
979 /* stfq */
980 static void gen_stfq(DisasContext *ctx)
981 {
982 int rd = rD(ctx->opcode);
983 TCGv t0;
984 gen_set_access_type(ctx, ACCESS_FLOAT);
985 t0 = tcg_temp_new();
986 gen_addr_imm_index(ctx, t0, 0);
987 gen_qemu_st64_i64(ctx, cpu_fpr[rd], t0);
988 gen_addr_add(ctx, t0, t0, 8);
989 gen_qemu_st64_i64(ctx, cpu_fpr[(rd + 1) % 32], t0);
990 tcg_temp_free(t0);
991 }
992
993 /* stfqu */
994 static void gen_stfqu(DisasContext *ctx)
995 {
996 int ra = rA(ctx->opcode);
997 int rd = rD(ctx->opcode);
998 TCGv t0, t1;
999 gen_set_access_type(ctx, ACCESS_FLOAT);
1000 t0 = tcg_temp_new();
1001 gen_addr_imm_index(ctx, t0, 0);
1002 gen_qemu_st64_i64(ctx, cpu_fpr[rd], t0);
1003 t1 = tcg_temp_new();
1004 gen_addr_add(ctx, t1, t0, 8);
1005 gen_qemu_st64_i64(ctx, cpu_fpr[(rd + 1) % 32], t1);
1006 tcg_temp_free(t1);
1007 if (ra != 0)
1008 tcg_gen_mov_tl(cpu_gpr[ra], t0);
1009 tcg_temp_free(t0);
1010 }
1011
1012 /* stfqux */
1013 static void gen_stfqux(DisasContext *ctx)
1014 {
1015 int ra = rA(ctx->opcode);
1016 int rd = rD(ctx->opcode);
1017 TCGv t0, t1;
1018 gen_set_access_type(ctx, ACCESS_FLOAT);
1019 t0 = tcg_temp_new();
1020 gen_addr_reg_index(ctx, t0);
1021 gen_qemu_st64_i64(ctx, cpu_fpr[rd], t0);
1022 t1 = tcg_temp_new();
1023 gen_addr_add(ctx, t1, t0, 8);
1024 gen_qemu_st64_i64(ctx, cpu_fpr[(rd + 1) % 32], t1);
1025 tcg_temp_free(t1);
1026 if (ra != 0)
1027 tcg_gen_mov_tl(cpu_gpr[ra], t0);
1028 tcg_temp_free(t0);
1029 }
1030
1031 /* stfqx */
1032 static void gen_stfqx(DisasContext *ctx)
1033 {
1034 int rd = rD(ctx->opcode);
1035 TCGv t0;
1036 gen_set_access_type(ctx, ACCESS_FLOAT);
1037 t0 = tcg_temp_new();
1038 gen_addr_reg_index(ctx, t0);
1039 gen_qemu_st64_i64(ctx, cpu_fpr[rd], t0);
1040 gen_addr_add(ctx, t0, t0, 8);
1041 gen_qemu_st64_i64(ctx, cpu_fpr[(rd + 1) % 32], t0);
1042 tcg_temp_free(t0);
1043 }
1044
1045 #undef _GEN_FLOAT_ACB
1046 #undef GEN_FLOAT_ACB
1047 #undef _GEN_FLOAT_AB
1048 #undef GEN_FLOAT_AB
1049 #undef _GEN_FLOAT_AC
1050 #undef GEN_FLOAT_AC
1051 #undef GEN_FLOAT_B
1052 #undef GEN_FLOAT_BS
1053
1054 #undef GEN_LDF
1055 #undef GEN_LDUF
1056 #undef GEN_LDUXF
1057 #undef GEN_LDXF
1058 #undef GEN_LDFS
1059
1060 #undef GEN_STF
1061 #undef GEN_STUF
1062 #undef GEN_STUXF
1063 #undef GEN_STXF
1064 #undef GEN_STFS
armbru's QEMU hackery