target-i386/cpu.h

   1 /*
   2  * i386 virtual CPU header
   3  *
   4  *  Copyright (c) 2003 Fabrice Bellard
   5  *
   6  * This library is free software; you can redistribute it and/or
   7  * modify it under the terms of the GNU Lesser General Public
   8  * License as published by the Free Software Foundation; either
   9  * version 2 of the License, or (at your option) any later version.
  10  *
  11  * This library is distributed in the hope that it will be useful,
  12  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  14  * Lesser General Public License for more details.
  15  *
  16  * You should have received a copy of the GNU Lesser General Public
  17  * License along with this library; if not, write to the Free Software
  18  * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston MA  02110-1301 USA
  19  */
  20 #ifndef CPU_I386_H
  21 #define CPU_I386_H
  22
  23 #include "config.h"
  24
  25 #ifdef TARGET_X86_64
  26 #define TARGET_LONG_BITS 64
  27 #else
  28 #define TARGET_LONG_BITS 32
  29 #endif
  30
  31 /* target supports implicit self modifying code */
  32 #define TARGET_HAS_SMC
  33 /* support for self modifying code even if the modified instruction is
  34    close to the modifying instruction */
  35 #define TARGET_HAS_PRECISE_SMC
  36
  37 #define TARGET_HAS_ICE 1
  38
  39 #ifdef TARGET_X86_64
  40 #define ELF_MACHINE     EM_X86_64
  41 #else
  42 #define ELF_MACHINE     EM_386
  43 #endif
  44
  45 #define CPUState struct CPUX86State
  46
  47 #include "cpu-defs.h"
  48
  49 #include "softfloat.h"
  50
  51 #define R_EAX 0
  52 #define R_ECX 1
  53 #define R_EDX 2
  54 #define R_EBX 3
  55 #define R_ESP 4
  56 #define R_EBP 5
  57 #define R_ESI 6
  58 #define R_EDI 7
  59
  60 #define R_AL 0
  61 #define R_CL 1
  62 #define R_DL 2
  63 #define R_BL 3
  64 #define R_AH 4
  65 #define R_CH 5
  66 #define R_DH 6
  67 #define R_BH 7
  68
  69 #define R_ES 0
  70 #define R_CS 1
  71 #define R_SS 2
  72 #define R_DS 3
  73 #define R_FS 4
  74 #define R_GS 5
  75
  76 /* segment descriptor fields */
  77 #define DESC_G_MASK     (1 << 23)
  78 #define DESC_B_SHIFT    22
  79 #define DESC_B_MASK     (1 << DESC_B_SHIFT)
  80 #define DESC_L_SHIFT    21 /* x86_64 only : 64 bit code segment */
  81 #define DESC_L_MASK     (1 << DESC_L_SHIFT)
  82 #define DESC_AVL_MASK   (1 << 20)
  83 #define DESC_P_MASK     (1 << 15)
  84 #define DESC_DPL_SHIFT  13
  85 #define DESC_DPL_MASK   (3 << DESC_DPL_SHIFT)
  86 #define DESC_S_MASK     (1 << 12)
  87 #define DESC_TYPE_SHIFT 8
  88 #define DESC_TYPE_MASK  (15 << DESC_TYPE_SHIFT)
  89 #define DESC_A_MASK     (1 << 8)
  90
  91 #define DESC_CS_MASK    (1 << 11) /* 1=code segment 0=data segment */
  92 #define DESC_C_MASK     (1 << 10) /* code: conforming */
  93 #define DESC_R_MASK     (1 << 9)  /* code: readable */
  94
  95 #define DESC_E_MASK     (1 << 10) /* data: expansion direction */
  96 #define DESC_W_MASK     (1 << 9)  /* data: writable */
  97
  98 #define DESC_TSS_BUSY_MASK (1 << 9)
  99
 100 /* eflags masks */
 101 #define CC_C    0x0001
 102 #define CC_P    0x0004
 103 #define CC_A    0x0010
 104 #define CC_Z    0x0040
 105 #define CC_S    0x0080
 106 #define CC_O    0x0800
 107
 108 #define TF_SHIFT   8
 109 #define IOPL_SHIFT 12
 110 #define VM_SHIFT   17
 111
 112 #define TF_MASK                 0x00000100
 113 #define IF_MASK                 0x00000200
 114 #define DF_MASK                 0x00000400
 115 #define IOPL_MASK               0x00003000
 116 #define NT_MASK                 0x00004000
 117 #define RF_MASK                 0x00010000
 118 #define VM_MASK                 0x00020000
 119 #define AC_MASK                 0x00040000
 120 #define VIF_MASK                0x00080000
 121 #define VIP_MASK                0x00100000
 122 #define ID_MASK                 0x00200000
 123
 124 /* hidden flags - used internally by qemu to represent additional cpu
 125    states. Only the CPL, INHIBIT_IRQ, SMM and SVMI are not
 126    redundant. We avoid using the IOPL_MASK, TF_MASK and VM_MASK bit
 127    position to ease oring with eflags. */
 128 /* current cpl */
 129 #define HF_CPL_SHIFT         0
 130 /* true if soft mmu is being used */
 131 #define HF_SOFTMMU_SHIFT     2
 132 /* true if hardware interrupts must be disabled for next instruction */
 133 #define HF_INHIBIT_IRQ_SHIFT 3
 134 /* 16 or 32 segments */
 135 #define HF_CS32_SHIFT        4
 136 #define HF_SS32_SHIFT        5
 137 /* zero base for DS, ES and SS : can be '0' only in 32 bit CS segment */
 138 #define HF_ADDSEG_SHIFT      6
 139 /* copy of CR0.PE (protected mode) */
 140 #define HF_PE_SHIFT          7
 141 #define HF_TF_SHIFT          8 /* must be same as eflags */
 142 #define HF_MP_SHIFT          9 /* the order must be MP, EM, TS */
 143 #define HF_EM_SHIFT         10
 144 #define HF_TS_SHIFT         11
 145 #define HF_IOPL_SHIFT       12 /* must be same as eflags */
 146 #define HF_LMA_SHIFT        14 /* only used on x86_64: long mode active */
 147 #define HF_CS64_SHIFT       15 /* only used on x86_64: 64 bit code segment  */
 148 #define HF_OSFXSR_SHIFT     16 /* CR4.OSFXSR */
 149 #define HF_VM_SHIFT         17 /* must be same as eflags */
 150 #define HF_SMM_SHIFT        19 /* CPU in SMM mode */
 151 #define HF_SVME_SHIFT       20 /* SVME enabled (copy of EFER.SVME) */
 152 #define HF_SVMI_SHIFT       21 /* SVM intercepts are active */
 153
 154 #define HF_CPL_MASK          (3 << HF_CPL_SHIFT)
 155 #define HF_SOFTMMU_MASK      (1 << HF_SOFTMMU_SHIFT)
 156 #define HF_INHIBIT_IRQ_MASK  (1 << HF_INHIBIT_IRQ_SHIFT)
 157 #define HF_CS32_MASK         (1 << HF_CS32_SHIFT)
 158 #define HF_SS32_MASK         (1 << HF_SS32_SHIFT)
 159 #define HF_ADDSEG_MASK       (1 << HF_ADDSEG_SHIFT)
 160 #define HF_PE_MASK           (1 << HF_PE_SHIFT)
 161 #define HF_TF_MASK           (1 << HF_TF_SHIFT)
 162 #define HF_MP_MASK           (1 << HF_MP_SHIFT)
 163 #define HF_EM_MASK           (1 << HF_EM_SHIFT)
 164 #define HF_TS_MASK           (1 << HF_TS_SHIFT)
 165 #define HF_IOPL_MASK         (3 << HF_IOPL_SHIFT)
 166 #define HF_LMA_MASK          (1 << HF_LMA_SHIFT)
 167 #define HF_CS64_MASK         (1 << HF_CS64_SHIFT)
 168 #define HF_OSFXSR_MASK       (1 << HF_OSFXSR_SHIFT)
 169 #define HF_VM_MASK           (1 << HF_VM_SHIFT)
 170 #define HF_SMM_MASK          (1 << HF_SMM_SHIFT)
 171 #define HF_SVME_MASK         (1 << HF_SVME_SHIFT)
 172 #define HF_SVMI_MASK         (1 << HF_SVMI_SHIFT)
 173
 174 /* hflags2 */
 175
 176 #define HF2_GIF_SHIFT        0 /* if set CPU takes interrupts */
 177 #define HF2_HIF_SHIFT        1 /* value of IF_MASK when entering SVM */
 178 #define HF2_NMI_SHIFT        2 /* CPU serving NMI */
 179 #define HF2_VINTR_SHIFT      3 /* value of V_INTR_MASKING bit */
 180
 181 #define HF2_GIF_MASK          (1 << HF2_GIF_SHIFT)
 182 #define HF2_HIF_MASK          (1 << HF2_HIF_SHIFT)
 183 #define HF2_NMI_MASK          (1 << HF2_NMI_SHIFT)
 184 #define HF2_VINTR_MASK        (1 << HF2_VINTR_SHIFT)
 185
 186 #define CR0_PE_SHIFT 0
 187 #define CR0_MP_SHIFT 1
 188
 189 #define CR0_PE_MASK  (1 << 0)
 190 #define CR0_MP_MASK  (1 << 1)
 191 #define CR0_EM_MASK  (1 << 2)
 192 #define CR0_TS_MASK  (1 << 3)
 193 #define CR0_ET_MASK  (1 << 4)
 194 #define CR0_NE_MASK  (1 << 5)
 195 #define CR0_WP_MASK  (1 << 16)
 196 #define CR0_AM_MASK  (1 << 18)
 197 #define CR0_PG_MASK  (1 << 31)
 198
 199 #define CR4_VME_MASK  (1 << 0)
 200 #define CR4_PVI_MASK  (1 << 1)
 201 #define CR4_TSD_MASK  (1 << 2)
 202 #define CR4_DE_MASK   (1 << 3)
 203 #define CR4_PSE_MASK  (1 << 4)
 204 #define CR4_PAE_MASK  (1 << 5)
 205 #define CR4_PGE_MASK  (1 << 7)
 206 #define CR4_PCE_MASK  (1 << 8)
 207 #define CR4_OSFXSR_SHIFT 9
 208 #define CR4_OSFXSR_MASK (1 << CR4_OSFXSR_SHIFT)
 209 #define CR4_OSXMMEXCPT_MASK  (1 << 10)
 210
 211 #define DR6_BD          (1 << 13)
 212 #define DR6_BS          (1 << 14)
 213 #define DR6_BT          (1 << 15)
 214 #define DR6_FIXED_1     0xffff0ff0
 215
 216 #define DR7_GD          (1 << 13)
 217 #define DR7_TYPE_SHIFT  16
 218 #define DR7_LEN_SHIFT   18
 219 #define DR7_FIXED_1     0x00000400
 220
 221 #define PG_PRESENT_BIT  0
 222 #define PG_RW_BIT       1
 223 #define PG_USER_BIT     2
 224 #define PG_PWT_BIT      3
 225 #define PG_PCD_BIT      4
 226 #define PG_ACCESSED_BIT 5
 227 #define PG_DIRTY_BIT    6
 228 #define PG_PSE_BIT      7
 229 #define PG_GLOBAL_BIT   8
 230 #define PG_NX_BIT       63
 231
 232 #define PG_PRESENT_MASK  (1 << PG_PRESENT_BIT)
 233 #define PG_RW_MASK       (1 << PG_RW_BIT)
 234 #define PG_USER_MASK     (1 << PG_USER_BIT)
 235 #define PG_PWT_MASK      (1 << PG_PWT_BIT)
 236 #define PG_PCD_MASK      (1 << PG_PCD_BIT)
 237 #define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT)
 238 #define PG_DIRTY_MASK    (1 << PG_DIRTY_BIT)
 239 #define PG_PSE_MASK      (1 << PG_PSE_BIT)
 240 #define PG_GLOBAL_MASK   (1 << PG_GLOBAL_BIT)
 241 #define PG_NX_MASK       (1LL << PG_NX_BIT)
 242
 243 #define PG_ERROR_W_BIT     1
 244
 245 #define PG_ERROR_P_MASK    0x01
 246 #define PG_ERROR_W_MASK    (1 << PG_ERROR_W_BIT)
 247 #define PG_ERROR_U_MASK    0x04
 248 #define PG_ERROR_RSVD_MASK 0x08
 249 #define PG_ERROR_I_D_MASK  0x10
 250
 251 #define MSR_IA32_TSC                    0x10
 252 #define MSR_IA32_APICBASE               0x1b
 253 #define MSR_IA32_APICBASE_BSP           (1<<8)
 254 #define MSR_IA32_APICBASE_ENABLE        (1<<11)
 255 #define MSR_IA32_APICBASE_BASE          (0xfffff<<12)
 256
 257 #define MSR_MTRRcap                     0xfe
 258 #define MSR_MTRRcap_VCNT                8
 259 #define MSR_MTRRcap_FIXRANGE_SUPPORT    (1 << 8)
 260 #define MSR_MTRRcap_WC_SUPPORTED        (1 << 10)
 261
 262 #define MSR_IA32_SYSENTER_CS            0x174
 263 #define MSR_IA32_SYSENTER_ESP           0x175
 264 #define MSR_IA32_SYSENTER_EIP           0x176
 265
 266 #define MSR_MCG_CAP                     0x179
 267 #define MSR_MCG_STATUS                  0x17a
 268 #define MSR_MCG_CTL                     0x17b
 269
 270 #define MSR_IA32_PERF_STATUS            0x198
 271
 272 #define MSR_MTRRphysBase(reg)           (0x200 + 2 * (reg))
 273 #define MSR_MTRRphysMask(reg)           (0x200 + 2 * (reg) + 1)
 274
 275 #define MSR_MTRRfix64K_00000            0x250
 276 #define MSR_MTRRfix16K_80000            0x258
 277 #define MSR_MTRRfix16K_A0000            0x259
 278 #define MSR_MTRRfix4K_C0000             0x268
 279 #define MSR_MTRRfix4K_C8000             0x269
 280 #define MSR_MTRRfix4K_D0000             0x26a
 281 #define MSR_MTRRfix4K_D8000             0x26b
 282 #define MSR_MTRRfix4K_E0000             0x26c
 283 #define MSR_MTRRfix4K_E8000             0x26d
 284 #define MSR_MTRRfix4K_F0000             0x26e
 285 #define MSR_MTRRfix4K_F8000             0x26f
 286
 287 #define MSR_PAT                         0x277
 288
 289 #define MSR_MTRRdefType                 0x2ff
 290
 291 #define MSR_EFER                        0xc0000080
 292
 293 #define MSR_EFER_SCE   (1 << 0)
 294 #define MSR_EFER_LME   (1 << 8)
 295 #define MSR_EFER_LMA   (1 << 10)
 296 #define MSR_EFER_NXE   (1 << 11)
 297 #define MSR_EFER_SVME  (1 << 12)
 298 #define MSR_EFER_FFXSR (1 << 14)
 299
 300 #define MSR_STAR                        0xc0000081
 301 #define MSR_LSTAR                       0xc0000082
 302 #define MSR_CSTAR                       0xc0000083
 303 #define MSR_FMASK                       0xc0000084
 304 #define MSR_FSBASE                      0xc0000100
 305 #define MSR_GSBASE                      0xc0000101
 306 #define MSR_KERNELGSBASE                0xc0000102
 307
 308 #define MSR_VM_HSAVE_PA                 0xc0010117
 309
 310 /* cpuid_features bits */
 311 #define CPUID_FP87 (1 << 0)
 312 #define CPUID_VME  (1 << 1)
 313 #define CPUID_DE   (1 << 2)
 314 #define CPUID_PSE  (1 << 3)
 315 #define CPUID_TSC  (1 << 4)
 316 #define CPUID_MSR  (1 << 5)
 317 #define CPUID_PAE  (1 << 6)
 318 #define CPUID_MCE  (1 << 7)
 319 #define CPUID_CX8  (1 << 8)
 320 #define CPUID_APIC (1 << 9)
 321 #define CPUID_SEP  (1 << 11) /* sysenter/sysexit */
 322 #define CPUID_MTRR (1 << 12)
 323 #define CPUID_PGE  (1 << 13)
 324 #define CPUID_MCA  (1 << 14)
 325 #define CPUID_CMOV (1 << 15)
 326 #define CPUID_PAT  (1 << 16)
 327 #define CPUID_PSE36   (1 << 17)
 328 #define CPUID_PN   (1 << 18)
 329 #define CPUID_CLFLUSH (1 << 19)
 330 #define CPUID_DTS (1 << 21)
 331 #define CPUID_ACPI (1 << 22)
 332 #define CPUID_MMX  (1 << 23)
 333 #define CPUID_FXSR (1 << 24)
 334 #define CPUID_SSE  (1 << 25)
 335 #define CPUID_SSE2 (1 << 26)
 336 #define CPUID_SS (1 << 27)
 337 #define CPUID_HT (1 << 28)
 338 #define CPUID_TM (1 << 29)
 339 #define CPUID_IA64 (1 << 30)
 340 #define CPUID_PBE (1 << 31)
 341
 342 #define CPUID_EXT_SSE3     (1 << 0)
 343 #define CPUID_EXT_DTES64   (1 << 2)
 344 #define CPUID_EXT_MONITOR  (1 << 3)
 345 #define CPUID_EXT_DSCPL    (1 << 4)
 346 #define CPUID_EXT_VMX      (1 << 5)
 347 #define CPUID_EXT_SMX      (1 << 6)
 348 #define CPUID_EXT_EST      (1 << 7)
 349 #define CPUID_EXT_TM2      (1 << 8)
 350 #define CPUID_EXT_SSSE3    (1 << 9)
 351 #define CPUID_EXT_CID      (1 << 10)
 352 #define CPUID_EXT_CX16     (1 << 13)
 353 #define CPUID_EXT_XTPR     (1 << 14)
 354 #define CPUID_EXT_PDCM     (1 << 15)
 355 #define CPUID_EXT_DCA      (1 << 18)
 356 #define CPUID_EXT_SSE41    (1 << 19)
 357 #define CPUID_EXT_SSE42    (1 << 20)
 358 #define CPUID_EXT_X2APIC   (1 << 21)
 359 #define CPUID_EXT_MOVBE    (1 << 22)
 360 #define CPUID_EXT_POPCNT   (1 << 23)
 361 #define CPUID_EXT_XSAVE    (1 << 26)
 362 #define CPUID_EXT_OSXSAVE  (1 << 27)
 363
 364 #define CPUID_EXT2_SYSCALL (1 << 11)
 365 #define CPUID_EXT2_MP      (1 << 19)
 366 #define CPUID_EXT2_NX      (1 << 20)
 367 #define CPUID_EXT2_MMXEXT  (1 << 22)
 368 #define CPUID_EXT2_FFXSR   (1 << 25)
 369 #define CPUID_EXT2_PDPE1GB (1 << 26)
 370 #define CPUID_EXT2_RDTSCP  (1 << 27)
 371 #define CPUID_EXT2_LM      (1 << 29)
 372 #define CPUID_EXT2_3DNOWEXT (1 << 30)
 373 #define CPUID_EXT2_3DNOW   (1 << 31)
 374
 375 #define CPUID_EXT3_LAHF_LM (1 << 0)
 376 #define CPUID_EXT3_CMP_LEG (1 << 1)
 377 #define CPUID_EXT3_SVM     (1 << 2)
 378 #define CPUID_EXT3_EXTAPIC (1 << 3)
 379 #define CPUID_EXT3_CR8LEG  (1 << 4)
 380 #define CPUID_EXT3_ABM     (1 << 5)
 381 #define CPUID_EXT3_SSE4A   (1 << 6)
 382 #define CPUID_EXT3_MISALIGNSSE (1 << 7)
 383 #define CPUID_EXT3_3DNOWPREFETCH (1 << 8)
 384 #define CPUID_EXT3_OSVW    (1 << 9)
 385 #define CPUID_EXT3_IBS     (1 << 10)
 386 #define CPUID_EXT3_SKINIT  (1 << 12)
 387
 388 #define CPUID_VENDOR_INTEL_1 0x756e6547 /* "Genu" */
 389 #define CPUID_VENDOR_INTEL_2 0x49656e69 /* "ineI" */
 390 #define CPUID_VENDOR_INTEL_3 0x6c65746e /* "ntel" */
 391
 392 #define CPUID_VENDOR_AMD_1   0x68747541 /* "Auth" */
 393 #define CPUID_VENDOR_AMD_2   0x69746e65 /* "enti" */
 394 #define CPUID_VENDOR_AMD_3   0x444d4163 /* "cAMD" */
 395
 396 #define CPUID_MWAIT_IBE     (1 << 1) /* Interrupts can exit capability */
 397 #define CPUID_MWAIT_EMX     (1 << 0) /* enumeration supported */
 398
 399 #define EXCP00_DIVZ     0
 400 #define EXCP01_DB       1
 401 #define EXCP02_NMI      2
 402 #define EXCP03_INT3     3
 403 #define EXCP04_INTO     4
 404 #define EXCP05_BOUND    5
 405 #define EXCP06_ILLOP    6
 406 #define EXCP07_PREX     7
 407 #define EXCP08_DBLE     8
 408 #define EXCP09_XERR     9
 409 #define EXCP0A_TSS      10
 410 #define EXCP0B_NOSEG    11
 411 #define EXCP0C_STACK    12
 412 #define EXCP0D_GPF      13
 413 #define EXCP0E_PAGE     14
 414 #define EXCP10_COPR     16
 415 #define EXCP11_ALGN     17
 416 #define EXCP12_MCHK     18
 417
 418 #define EXCP_SYSCALL    0x100 /* only happens in user only emulation
 419                                  for syscall instruction */
 420
 421 enum {
 422     CC_OP_DYNAMIC, /* must use dynamic code to get cc_op */
 423     CC_OP_EFLAGS,  /* all cc are explicitly computed, CC_SRC = flags */
 424
 425     CC_OP_MULB, /* modify all flags, C, O = (CC_SRC != 0) */
 426     CC_OP_MULW,
 427     CC_OP_MULL,
 428     CC_OP_MULQ,
 429
 430     CC_OP_ADDB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
 431     CC_OP_ADDW,
 432     CC_OP_ADDL,
 433     CC_OP_ADDQ,
 434
 435     CC_OP_ADCB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
 436     CC_OP_ADCW,
 437     CC_OP_ADCL,
 438     CC_OP_ADCQ,
 439
 440     CC_OP_SUBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
 441     CC_OP_SUBW,
 442     CC_OP_SUBL,
 443     CC_OP_SUBQ,
 444
 445     CC_OP_SBBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
 446     CC_OP_SBBW,
 447     CC_OP_SBBL,
 448     CC_OP_SBBQ,
 449
 450     CC_OP_LOGICB, /* modify all flags, CC_DST = res */
 451     CC_OP_LOGICW,
 452     CC_OP_LOGICL,
 453     CC_OP_LOGICQ,
 454
 455     CC_OP_INCB, /* modify all flags except, CC_DST = res, CC_SRC = C */
 456     CC_OP_INCW,
 457     CC_OP_INCL,
 458     CC_OP_INCQ,
 459
 460     CC_OP_DECB, /* modify all flags except, CC_DST = res, CC_SRC = C  */
 461     CC_OP_DECW,
 462     CC_OP_DECL,
 463     CC_OP_DECQ,
 464
 465     CC_OP_SHLB, /* modify all flags, CC_DST = res, CC_SRC.msb = C */
 466     CC_OP_SHLW,
 467     CC_OP_SHLL,
 468     CC_OP_SHLQ,
 469
 470     CC_OP_SARB, /* modify all flags, CC_DST = res, CC_SRC.lsb = C */
 471     CC_OP_SARW,
 472     CC_OP_SARL,
 473     CC_OP_SARQ,
 474
 475     CC_OP_NB,
 476 };
 477
 478 #ifdef FLOATX80
 479 #define USE_X86LDOUBLE
 480 #endif
 481
 482 #ifdef USE_X86LDOUBLE
 483 typedef floatx80 CPU86_LDouble;
 484 #else
 485 typedef float64 CPU86_LDouble;
 486 #endif
 487
 488 typedef struct SegmentCache {
 489     uint32_t selector;
 490     target_ulong base;
 491     uint32_t limit;
 492     uint32_t flags;
 493 } SegmentCache;
 494
 495 typedef union {
 496     uint8_t _b[16];
 497     uint16_t _w[8];
 498     uint32_t _l[4];
 499     uint64_t _q[2];
 500     float32 _s[4];
 501     float64 _d[2];
 502 } XMMReg;
 503
 504 typedef union {
 505     uint8_t _b[8];
 506     uint16_t _w[4];
 507     uint32_t _l[2];
 508     float32 _s[2];
 509     uint64_t q;
 510 } MMXReg;
 511
 512 #ifdef WORDS_BIGENDIAN
 513 #define XMM_B(n) _b[15 - (n)]
 514 #define XMM_W(n) _w[7 - (n)]
 515 #define XMM_L(n) _l[3 - (n)]
 516 #define XMM_S(n) _s[3 - (n)]
 517 #define XMM_Q(n) _q[1 - (n)]
 518 #define XMM_D(n) _d[1 - (n)]
 519
 520 #define MMX_B(n) _b[7 - (n)]
 521 #define MMX_W(n) _w[3 - (n)]
 522 #define MMX_L(n) _l[1 - (n)]
 523 #define MMX_S(n) _s[1 - (n)]
 524 #else
 525 #define XMM_B(n) _b[n]
 526 #define XMM_W(n) _w[n]
 527 #define XMM_L(n) _l[n]
 528 #define XMM_S(n) _s[n]
 529 #define XMM_Q(n) _q[n]
 530 #define XMM_D(n) _d[n]
 531
 532 #define MMX_B(n) _b[n]
 533 #define MMX_W(n) _w[n]
 534 #define MMX_L(n) _l[n]
 535 #define MMX_S(n) _s[n]
 536 #endif
 537 #define MMX_Q(n) q
 538
 539 #ifdef TARGET_X86_64
 540 #define CPU_NB_REGS 16
 541 #else
 542 #define CPU_NB_REGS 8
 543 #endif
 544
 545 #define NB_MMU_MODES 2
 546
 547 typedef struct CPUX86State {
 548     /* standard registers */
 549     target_ulong regs[CPU_NB_REGS];
 550     target_ulong eip;
 551     target_ulong eflags; /* eflags register. During CPU emulation, CC
 552                         flags and DF are set to zero because they are
 553                         stored elsewhere */
 554
 555     /* emulator internal eflags handling */
 556     target_ulong cc_src;
 557     target_ulong cc_dst;
 558     uint32_t cc_op;
 559     int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */
 560     uint32_t hflags; /* TB flags, see HF_xxx constants. These flags
 561                         are known at translation time. */
 562     uint32_t hflags2; /* various other flags, see HF2_xxx constants. */
 563
 564     /* segments */
 565     SegmentCache segs[6]; /* selector values */
 566     SegmentCache ldt;
 567     SegmentCache tr;
 568     SegmentCache gdt; /* only base and limit are used */
 569     SegmentCache idt; /* only base and limit are used */
 570
 571     target_ulong cr[5]; /* NOTE: cr1 is unused */
 572     uint64_t a20_mask;
 573
 574     /* FPU state */
 575     unsigned int fpstt; /* top of stack index */
 576     unsigned int fpus;
 577     unsigned int fpuc;
 578     uint8_t fptags[8];   /* 0 = valid, 1 = empty */
 579     union {
 580 #ifdef USE_X86LDOUBLE
 581         CPU86_LDouble d __attribute__((aligned(16)));
 582 #else
 583         CPU86_LDouble d;
 584 #endif
 585         MMXReg mmx;
 586     } fpregs[8];
 587
 588     /* emulator internal variables */
 589     float_status fp_status;
 590     CPU86_LDouble ft0;
 591
 592     float_status mmx_status; /* for 3DNow! float ops */
 593     float_status sse_status;
 594     uint32_t mxcsr;
 595     XMMReg xmm_regs[CPU_NB_REGS];
 596     XMMReg xmm_t0;
 597     MMXReg mmx_t0;
 598     target_ulong cc_tmp; /* temporary for rcr/rcl */
 599
 600     /* sysenter registers */
 601     uint32_t sysenter_cs;
 602     target_ulong sysenter_esp;
 603     target_ulong sysenter_eip;
 604     uint64_t efer;
 605     uint64_t star;
 606
 607     uint64_t vm_hsave;
 608     uint64_t vm_vmcb;
 609     uint64_t tsc_offset;
 610     uint64_t intercept;
 611     uint16_t intercept_cr_read;
 612     uint16_t intercept_cr_write;
 613     uint16_t intercept_dr_read;
 614     uint16_t intercept_dr_write;
 615     uint32_t intercept_exceptions;
 616     uint8_t v_tpr;
 617
 618 #ifdef TARGET_X86_64
 619     target_ulong lstar;
 620     target_ulong cstar;
 621     target_ulong fmask;
 622     target_ulong kernelgsbase;
 623 #endif
 624
 625     uint64_t tsc;
 626
 627     uint64_t pat;
 628
 629     /* exception/interrupt handling */
 630     int error_code;
 631     int exception_is_int;
 632     target_ulong exception_next_eip;
 633     target_ulong dr[8]; /* debug registers */
 634     union {
 635         CPUBreakpoint *cpu_breakpoint[4];
 636         CPUWatchpoint *cpu_watchpoint[4];
 637     }; /* break/watchpoints for dr[0..3] */
 638     uint32_t smbase;
 639     int old_exception;  /* exception in flight */
 640
 641     CPU_COMMON
 642
 643     /* processor features (e.g. for CPUID insn) */
 644     uint32_t cpuid_level;
 645     uint32_t cpuid_vendor1;
 646     uint32_t cpuid_vendor2;
 647     uint32_t cpuid_vendor3;
 648     uint32_t cpuid_version;
 649     uint32_t cpuid_features;
 650     uint32_t cpuid_ext_features;
 651     uint32_t cpuid_xlevel;
 652     uint32_t cpuid_model[12];
 653     uint32_t cpuid_ext2_features;
 654     uint32_t cpuid_ext3_features;
 655     uint32_t cpuid_apic_id;
 656
 657     /* MTRRs */
 658     uint64_t mtrr_fixed[11];
 659     uint64_t mtrr_deftype;
 660     struct {
 661         uint64_t base;
 662         uint64_t mask;
 663     } mtrr_var[8];
 664
 665 #ifdef CONFIG_KQEMU
 666     int kqemu_enabled;
 667     int last_io_time;
 668 #endif
 669
 670     /* For KVM */
 671     uint64_t interrupt_bitmap[256 / 64];
 672
 673     /* in order to simplify APIC support, we leave this pointer to the
 674        user */
 675     struct APICState *apic_state;
 676 } CPUX86State;
 677
 678 CPUX86State *cpu_x86_init(const char *cpu_model);
 679 int cpu_x86_exec(CPUX86State *s);
 680 void cpu_x86_close(CPUX86State *s);
 681 void x86_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt,
 682                                                  ...));
 683 int cpu_get_pic_interrupt(CPUX86State *s);
 684 /* MSDOS compatibility mode FPU exception support */
 685 void cpu_set_ferr(CPUX86State *s);
 686
 687 /* this function must always be used to load data in the segment
 688    cache: it synchronizes the hflags with the segment cache values */
 689 static inline void cpu_x86_load_seg_cache(CPUX86State *env,
 690                                           int seg_reg, unsigned int selector,
 691                                           target_ulong base,
 692                                           unsigned int limit,
 693                                           unsigned int flags)
 694 {
 695     SegmentCache *sc;
 696     unsigned int new_hflags;
 697
 698     sc = &env->segs[seg_reg];
 699     sc->selector = selector;
 700     sc->base = base;
 701     sc->limit = limit;
 702     sc->flags = flags;
 703
 704     /* update the hidden flags */
 705     {
 706         if (seg_reg == R_CS) {
 707 #ifdef TARGET_X86_64
 708             if ((env->hflags & HF_LMA_MASK) && (flags & DESC_L_MASK)) {
 709                 /* long mode */
 710                 env->hflags |= HF_CS32_MASK | HF_SS32_MASK | HF_CS64_MASK;
 711                 env->hflags &= ~(HF_ADDSEG_MASK);
 712             } else
 713 #endif
 714             {
 715                 /* legacy / compatibility case */
 716                 new_hflags = (env->segs[R_CS].flags & DESC_B_MASK)
 717                     >> (DESC_B_SHIFT - HF_CS32_SHIFT);
 718                 env->hflags = (env->hflags & ~(HF_CS32_MASK | HF_CS64_MASK)) |
 719                     new_hflags;
 720             }
 721         }
 722         new_hflags = (env->segs[R_SS].flags & DESC_B_MASK)
 723             >> (DESC_B_SHIFT - HF_SS32_SHIFT);
 724         if (env->hflags & HF_CS64_MASK) {
 725             /* zero base assumed for DS, ES and SS in long mode */
 726         } else if (!(env->cr[0] & CR0_PE_MASK) ||
 727                    (env->eflags & VM_MASK) ||
 728                    !(env->hflags & HF_CS32_MASK)) {
 729             /* XXX: try to avoid this test. The problem comes from the
 730                fact that is real mode or vm86 mode we only modify the
 731                'base' and 'selector' fields of the segment cache to go
 732                faster. A solution may be to force addseg to one in
 733                translate-i386.c. */
 734             new_hflags |= HF_ADDSEG_MASK;
 735         } else {
 736             new_hflags |= ((env->segs[R_DS].base |
 737                             env->segs[R_ES].base |
 738                             env->segs[R_SS].base) != 0) <<
 739                 HF_ADDSEG_SHIFT;
 740         }
 741         env->hflags = (env->hflags &
 742                        ~(HF_SS32_MASK | HF_ADDSEG_MASK)) | new_hflags;
 743     }
 744 }
 745
 746 /* wrapper, just in case memory mappings must be changed */
 747 static inline void cpu_x86_set_cpl(CPUX86State *s, int cpl)
 748 {
 749 #if HF_CPL_MASK == 3
 750     s->hflags = (s->hflags & ~HF_CPL_MASK) | cpl;
 751 #else
 752 #error HF_CPL_MASK is hardcoded
 753 #endif
 754 }
 755
 756 /* op_helper.c */
 757 /* used for debug or cpu save/restore */
 758 void cpu_get_fp80(uint64_t *pmant, uint16_t *pexp, CPU86_LDouble f);
 759 CPU86_LDouble cpu_set_fp80(uint64_t mant, uint16_t upper);
 760
 761 /* cpu-exec.c */
 762 /* the following helpers are only usable in user mode simulation as
 763    they can trigger unexpected exceptions */
 764 void cpu_x86_load_seg(CPUX86State *s, int seg_reg, int selector);
 765 void cpu_x86_fsave(CPUX86State *s, target_ulong ptr, int data32);
 766 void cpu_x86_frstor(CPUX86State *s, target_ulong ptr, int data32);
 767
 768 /* you can call this signal handler from your SIGBUS and SIGSEGV
 769    signal handlers to inform the virtual CPU of exceptions. non zero
 770    is returned if the signal was handled by the virtual CPU.  */
 771 int cpu_x86_signal_handler(int host_signum, void *pinfo,
 772                            void *puc);
 773
 774 /* helper.c */
 775 int cpu_x86_handle_mmu_fault(CPUX86State *env, target_ulong addr,
 776                              int is_write, int mmu_idx, int is_softmmu);
 777 void cpu_x86_set_a20(CPUX86State *env, int a20_state);
 778 void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
 779                    uint32_t *eax, uint32_t *ebx,
 780                    uint32_t *ecx, uint32_t *edx);
 781
 782 static inline int hw_breakpoint_enabled(unsigned long dr7, int index)
 783 {
 784     return (dr7 >> (index * 2)) & 3;
 785 }
 786
 787 static inline int hw_breakpoint_type(unsigned long dr7, int index)
 788 {
 789     return (dr7 >> (DR7_TYPE_SHIFT + (index * 2))) & 3;
 790 }
 791
 792 static inline int hw_breakpoint_len(unsigned long dr7, int index)
 793 {
 794     int len = ((dr7 >> (DR7_LEN_SHIFT + (index * 2))) & 3);
 795     return (len == 2) ? 8 : len + 1;
 796 }
 797
 798 void hw_breakpoint_insert(CPUX86State *env, int index);
 799 void hw_breakpoint_remove(CPUX86State *env, int index);
 800 int check_hw_breakpoints(CPUX86State *env, int force_dr6_update);
 801
 802 /* will be suppressed */
 803 void cpu_x86_update_cr0(CPUX86State *env, uint32_t new_cr0);
 804 void cpu_x86_update_cr3(CPUX86State *env, target_ulong new_cr3);
 805 void cpu_x86_update_cr4(CPUX86State *env, uint32_t new_cr4);
 806
 807 /* hw/apic.c */
 808 void cpu_set_apic_base(CPUX86State *env, uint64_t val);
 809 uint64_t cpu_get_apic_base(CPUX86State *env);
 810 void cpu_set_apic_tpr(CPUX86State *env, uint8_t val);
 811 #ifndef NO_CPU_IO_DEFS
 812 uint8_t cpu_get_apic_tpr(CPUX86State *env);
 813 #endif
 814
 815 /* hw/pc.c */
 816 void cpu_smm_update(CPUX86State *env);
 817 uint64_t cpu_get_tsc(CPUX86State *env);
 818
 819 /* used to debug */
 820 #define X86_DUMP_FPU  0x0001 /* dump FPU state too */
 821 #define X86_DUMP_CCOP 0x0002 /* dump qemu flag cache */
 822
 823 #ifdef CONFIG_KQEMU
 824 static inline int cpu_get_time_fast(void)
 825 {
 826     int low, high;
 827     asm volatile("rdtsc" : "=a" (low), "=d" (high));
 828     return low;
 829 }
 830 #endif
 831
 832 #define TARGET_PAGE_BITS 12
 833
 834 #define cpu_init cpu_x86_init
 835 #define cpu_exec cpu_x86_exec
 836 #define cpu_gen_code cpu_x86_gen_code
 837 #define cpu_signal_handler cpu_x86_signal_handler
 838 #define cpu_list x86_cpu_list
 839
 840 #define CPU_SAVE_VERSION 8
 841
 842 /* MMU modes definitions */
 843 #define MMU_MODE0_SUFFIX _kernel
 844 #define MMU_MODE1_SUFFIX _user
 845 #define MMU_USER_IDX 1
 846 static inline int cpu_mmu_index (CPUState *env)
 847 {
 848     return (env->hflags & HF_CPL_MASK) == 3 ? 1 : 0;
 849 }
 850
 851 /* translate.c */
 852 void optimize_flags_init(void);
 853
 854 typedef struct CCTable {
 855     int (*compute_all)(void); /* return all the flags */
 856     int (*compute_c)(void);  /* return the C flag */
 857 } CCTable;
 858
 859 #if defined(CONFIG_USER_ONLY)
 860 static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
 861 {
 862     if (newsp)
 863         env->regs[R_ESP] = newsp;
 864     env->regs[R_EAX] = 0;
 865 }
 866 #endif
 867
 868 #include "cpu-all.h"
 869 #include "exec-all.h"
 870
 871 #include "svm.h"
 872
 873 static inline void cpu_pc_from_tb(CPUState *env, TranslationBlock *tb)
 874 {
 875     env->eip = tb->pc - tb->cs_base;
 876 }
 877
 878 static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc,
 879                                         target_ulong *cs_base, int *flags)
 880 {
 881     *cs_base = env->segs[R_CS].base;
 882     *pc = *cs_base + env->eip;
 883     *flags = env->hflags | (env->eflags & (IOPL_MASK | TF_MASK | VM_MASK));
 884 }
 885
 886 #endif /* CPU_I386_H */