?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
something wrong.
[qemu/umeq.git] / hw / pci.c
blob8621d3d2b1f0dfabe14cfef9361481b9cdb98353
1 /*
2 * QEMU PCI bus manager
3 *
4 * Copyright (c) 2004 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24 #include "hw.h"
25 #include "pci.h"
26 #include "pci_bridge.h"
27 #include "pci_internals.h"
28 #include "monitor.h"
29 #include "net.h"
30 #include "sysemu.h"
31 #include "loader.h"
32 #include "qemu-objects.h"
33 #include "range.h"
34
35 //#define DEBUG_PCI
36 #ifdef DEBUG_PCI
37 # define PCI_DPRINTF(format, ...) printf(format, ## __VA_ARGS__)
38 #else
39 # define PCI_DPRINTF(format, ...) do { } while (0)
40 #endif
41
42 static void pcibus_dev_print(Monitor *mon, DeviceState *dev, int indent);
43 static char *pcibus_get_dev_path(DeviceState *dev);
44 static char *pcibus_get_fw_dev_path(DeviceState *dev);
45 static int pcibus_reset(BusState *qbus);
46
47 struct BusInfo pci_bus_info = {
48 .name = "PCI",
49 .size = sizeof(PCIBus),
50 .print_dev = pcibus_dev_print,
51 .get_dev_path = pcibus_get_dev_path,
52 .get_fw_dev_path = pcibus_get_fw_dev_path,
53 .reset = pcibus_reset,
54 .props = (Property[]) {
55 DEFINE_PROP_PCI_DEVFN("addr", PCIDevice, devfn, -1),
56 DEFINE_PROP_STRING("romfile", PCIDevice, romfile),
57 DEFINE_PROP_UINT32("rombar", PCIDevice, rom_bar, 1),
58 DEFINE_PROP_BIT("multifunction", PCIDevice, cap_present,
59 QEMU_PCI_CAP_MULTIFUNCTION_BITNR, false),
60 DEFINE_PROP_BIT("command_serr_enable", PCIDevice, cap_present,
61 QEMU_PCI_CAP_SERR_BITNR, true),
62 DEFINE_PROP_END_OF_LIST()
63 }
64 };
65
66 static void pci_update_mappings(PCIDevice *d);
67 static void pci_set_irq(void *opaque, int irq_num, int level);
68 static int pci_add_option_rom(PCIDevice *pdev, bool is_default_rom);
69 static void pci_del_option_rom(PCIDevice *pdev);
70
71 static uint16_t pci_default_sub_vendor_id = PCI_SUBVENDOR_ID_REDHAT_QUMRANET;
72 static uint16_t pci_default_sub_device_id = PCI_SUBDEVICE_ID_QEMU;
73
74 struct PCIHostBus {
75 int domain;
76 struct PCIBus *bus;
77 QLIST_ENTRY(PCIHostBus) next;
78 };
79 static QLIST_HEAD(, PCIHostBus) host_buses;
80
81 static const VMStateDescription vmstate_pcibus = {
82 .name = "PCIBUS",
83 .version_id = 1,
84 .minimum_version_id = 1,
85 .minimum_version_id_old = 1,
86 .fields = (VMStateField []) {
87 VMSTATE_INT32_EQUAL(nirq, PCIBus),
88 VMSTATE_VARRAY_INT32(irq_count, PCIBus, nirq, 0, vmstate_info_int32, int32_t),
89 VMSTATE_END_OF_LIST()
90 }
91 };
92
93 static int pci_bar(PCIDevice *d, int reg)
94 {
95 uint8_t type;
96
97 if (reg != PCI_ROM_SLOT)
98 return PCI_BASE_ADDRESS_0 + reg * 4;
99
100 type = d->config[PCI_HEADER_TYPE] & ~PCI_HEADER_TYPE_MULTI_FUNCTION;
101 return type == PCI_HEADER_TYPE_BRIDGE ? PCI_ROM_ADDRESS1 : PCI_ROM_ADDRESS;
102 }
103
104 static inline int pci_irq_state(PCIDevice *d, int irq_num)
105 {
106 return (d->irq_state >> irq_num) & 0x1;
107 }
108
109 static inline void pci_set_irq_state(PCIDevice *d, int irq_num, int level)
110 {
111 d->irq_state &= ~(0x1 << irq_num);
112 d->irq_state |= level << irq_num;
113 }
114
115 static void pci_change_irq_level(PCIDevice *pci_dev, int irq_num, int change)
116 {
117 PCIBus *bus;
118 for (;;) {
119 bus = pci_dev->bus;
120 irq_num = bus->map_irq(pci_dev, irq_num);
121 if (bus->set_irq)
122 break;
123 pci_dev = bus->parent_dev;
124 }
125 bus->irq_count[irq_num] += change;
126 bus->set_irq(bus->irq_opaque, irq_num, bus->irq_count[irq_num] != 0);
127 }
128
129 int pci_bus_get_irq_level(PCIBus *bus, int irq_num)
130 {
131 assert(irq_num >= 0);
132 assert(irq_num < bus->nirq);
133 return !!bus->irq_count[irq_num];
134 }
135
136 /* Update interrupt status bit in config space on interrupt
137 * state change. */
138 static void pci_update_irq_status(PCIDevice *dev)
139 {
140 if (dev->irq_state) {
141 dev->config[PCI_STATUS] |= PCI_STATUS_INTERRUPT;
142 } else {
143 dev->config[PCI_STATUS] &= ~PCI_STATUS_INTERRUPT;
144 }
145 }
146
147 void pci_device_deassert_intx(PCIDevice *dev)
148 {
149 int i;
150 for (i = 0; i < PCI_NUM_PINS; ++i) {
151 qemu_set_irq(dev->irq[i], 0);
152 }
153 }
154
155 /*
156 * This function is called on #RST and FLR.
157 * FLR if PCI_EXP_DEVCTL_BCR_FLR is set
158 */
159 void pci_device_reset(PCIDevice *dev)
160 {
161 int r;
162 /* TODO: call the below unconditionally once all pci devices
163 * are qdevified */
164 if (dev->qdev.info) {
165 qdev_reset_all(&dev->qdev);
166 }
167
168 dev->irq_state = 0;
169 pci_update_irq_status(dev);
170 pci_device_deassert_intx(dev);
171 /* Clear all writable bits */
172 pci_word_test_and_clear_mask(dev->config + PCI_COMMAND,
173 pci_get_word(dev->wmask + PCI_COMMAND) |
174 pci_get_word(dev->w1cmask + PCI_COMMAND));
175 pci_word_test_and_clear_mask(dev->config + PCI_STATUS,
176 pci_get_word(dev->wmask + PCI_STATUS) |
177 pci_get_word(dev->w1cmask + PCI_STATUS));
178 dev->config[PCI_CACHE_LINE_SIZE] = 0x0;
179 dev->config[PCI_INTERRUPT_LINE] = 0x0;
180 for (r = 0; r < PCI_NUM_REGIONS; ++r) {
181 PCIIORegion *region = &dev->io_regions[r];
182 if (!region->size) {
183 continue;
184 }
185
186 if (!(region->type & PCI_BASE_ADDRESS_SPACE_IO) &&
187 region->type & PCI_BASE_ADDRESS_MEM_TYPE_64) {
188 pci_set_quad(dev->config + pci_bar(dev, r), region->type);
189 } else {
190 pci_set_long(dev->config + pci_bar(dev, r), region->type);
191 }
192 }
193 pci_update_mappings(dev);
194 }
195
196 /*
197 * Trigger pci bus reset under a given bus.
198 * To be called on RST# assert.
199 */
200 void pci_bus_reset(PCIBus *bus)
201 {
202 int i;
203
204 for (i = 0; i < bus->nirq; i++) {
205 bus->irq_count[i] = 0;
206 }
207 for (i = 0; i < ARRAY_SIZE(bus->devices); ++i) {
208 if (bus->devices[i]) {
209 pci_device_reset(bus->devices[i]);
210 }
211 }
212 }
213
214 static int pcibus_reset(BusState *qbus)
215 {
216 pci_bus_reset(DO_UPCAST(PCIBus, qbus, qbus));
217
218 /* topology traverse is done by pci_bus_reset().
219 Tell qbus/qdev walker not to traverse the tree */
220 return 1;
221 }
222
223 static void pci_host_bus_register(int domain, PCIBus *bus)
224 {
225 struct PCIHostBus *host;
226 host = qemu_mallocz(sizeof(*host));
227 host->domain = domain;
228 host->bus = bus;
229 QLIST_INSERT_HEAD(&host_buses, host, next);
230 }
231
232 PCIBus *pci_find_root_bus(int domain)
233 {
234 struct PCIHostBus *host;
235
236 QLIST_FOREACH(host, &host_buses, next) {
237 if (host->domain == domain) {
238 return host->bus;
239 }
240 }
241
242 return NULL;
243 }
244
245 int pci_find_domain(const PCIBus *bus)
246 {
247 PCIDevice *d;
248 struct PCIHostBus *host;
249
250 /* obtain root bus */
251 while ((d = bus->parent_dev) != NULL) {
252 bus = d->bus;
253 }
254
255 QLIST_FOREACH(host, &host_buses, next) {
256 if (host->bus == bus) {
257 return host->domain;
258 }
259 }
260
261 abort(); /* should not be reached */
262 return -1;
263 }
264
265 void pci_bus_new_inplace(PCIBus *bus, DeviceState *parent,
266 const char *name,
267 MemoryRegion *address_space,
268 uint8_t devfn_min)
269 {
270 qbus_create_inplace(&bus->qbus, &pci_bus_info, parent, name);
271 assert(PCI_FUNC(devfn_min) == 0);
272 bus->devfn_min = devfn_min;
273 bus->address_space = address_space;
274
275 /* host bridge */
276 QLIST_INIT(&bus->child);
277 pci_host_bus_register(0, bus); /* for now only pci domain 0 is supported */
278
279 vmstate_register(NULL, -1, &vmstate_pcibus, bus);
280 }
281
282 PCIBus *pci_bus_new(DeviceState *parent, const char *name,
283 MemoryRegion *address_space, uint8_t devfn_min)
284 {
285 PCIBus *bus;
286
287 bus = qemu_mallocz(sizeof(*bus));
288 bus->qbus.qdev_allocated = 1;
289 pci_bus_new_inplace(bus, parent, name, address_space, devfn_min);
290 return bus;
291 }
292
293 void pci_bus_irqs(PCIBus *bus, pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
294 void *irq_opaque, int nirq)
295 {
296 bus->set_irq = set_irq;
297 bus->map_irq = map_irq;
298 bus->irq_opaque = irq_opaque;
299 bus->nirq = nirq;
300 bus->irq_count = qemu_mallocz(nirq * sizeof(bus->irq_count[0]));
301 }
302
303 void pci_bus_hotplug(PCIBus *bus, pci_hotplug_fn hotplug, DeviceState *qdev)
304 {
305 bus->qbus.allow_hotplug = 1;
306 bus->hotplug = hotplug;
307 bus->hotplug_qdev = qdev;
308 }
309
310 void pci_bus_set_mem_base(PCIBus *bus, target_phys_addr_t base)
311 {
312 bus->mem_base = base;
313 }
314
315 PCIBus *pci_register_bus(DeviceState *parent, const char *name,
316 pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
317 void *irq_opaque,
318 MemoryRegion *address_space,
319 uint8_t devfn_min, int nirq)
320 {
321 PCIBus *bus;
322
323 bus = pci_bus_new(parent, name, address_space, devfn_min);
324 pci_bus_irqs(bus, set_irq, map_irq, irq_opaque, nirq);
325 return bus;
326 }
327
328 int pci_bus_num(PCIBus *s)
329 {
330 if (!s->parent_dev)
331 return 0; /* pci host bridge */
332 return s->parent_dev->config[PCI_SECONDARY_BUS];
333 }
334
335 static int get_pci_config_device(QEMUFile *f, void *pv, size_t size)
336 {
337 PCIDevice *s = container_of(pv, PCIDevice, config);
338 uint8_t *config;
339 int i;
340
341 assert(size == pci_config_size(s));
342 config = qemu_malloc(size);
343
344 qemu_get_buffer(f, config, size);
345 for (i = 0; i < size; ++i) {
346 if ((config[i] ^ s->config[i]) &
347 s->cmask[i] & ~s->wmask[i] & ~s->w1cmask[i]) {
348 qemu_free(config);
349 return -EINVAL;
350 }
351 }
352 memcpy(s->config, config, size);
353
354 pci_update_mappings(s);
355
356 qemu_free(config);
357 return 0;
358 }
359
360 /* just put buffer */
361 static void put_pci_config_device(QEMUFile *f, void *pv, size_t size)
362 {
363 const uint8_t **v = pv;
364 assert(size == pci_config_size(container_of(pv, PCIDevice, config)));
365 qemu_put_buffer(f, *v, size);
366 }
367
368 static VMStateInfo vmstate_info_pci_config = {
369 .name = "pci config",
370 .get = get_pci_config_device,
371 .put = put_pci_config_device,
372 };
373
374 static int get_pci_irq_state(QEMUFile *f, void *pv, size_t size)
375 {
376 PCIDevice *s = container_of(pv, PCIDevice, irq_state);
377 uint32_t irq_state[PCI_NUM_PINS];
378 int i;
379 for (i = 0; i < PCI_NUM_PINS; ++i) {
380 irq_state[i] = qemu_get_be32(f);
381 if (irq_state[i] != 0x1 && irq_state[i] != 0) {
382 fprintf(stderr, "irq state %d: must be 0 or 1.\n",
383 irq_state[i]);
384 return -EINVAL;
385 }
386 }
387
388 for (i = 0; i < PCI_NUM_PINS; ++i) {
389 pci_set_irq_state(s, i, irq_state[i]);
390 }
391
392 return 0;
393 }
394
395 static void put_pci_irq_state(QEMUFile *f, void *pv, size_t size)
396 {
397 int i;
398 PCIDevice *s = container_of(pv, PCIDevice, irq_state);
399
400 for (i = 0; i < PCI_NUM_PINS; ++i) {
401 qemu_put_be32(f, pci_irq_state(s, i));
402 }
403 }
404
405 static VMStateInfo vmstate_info_pci_irq_state = {
406 .name = "pci irq state",
407 .get = get_pci_irq_state,
408 .put = put_pci_irq_state,
409 };
410
411 const VMStateDescription vmstate_pci_device = {
412 .name = "PCIDevice",
413 .version_id = 2,
414 .minimum_version_id = 1,
415 .minimum_version_id_old = 1,
416 .fields = (VMStateField []) {
417 VMSTATE_INT32_LE(version_id, PCIDevice),
418 VMSTATE_BUFFER_UNSAFE_INFO(config, PCIDevice, 0,
419 vmstate_info_pci_config,
420 PCI_CONFIG_SPACE_SIZE),
421 VMSTATE_BUFFER_UNSAFE_INFO(irq_state, PCIDevice, 2,
422 vmstate_info_pci_irq_state,
423 PCI_NUM_PINS * sizeof(int32_t)),
424 VMSTATE_END_OF_LIST()
425 }
426 };
427
428 const VMStateDescription vmstate_pcie_device = {
429 .name = "PCIDevice",
430 .version_id = 2,
431 .minimum_version_id = 1,
432 .minimum_version_id_old = 1,
433 .fields = (VMStateField []) {
434 VMSTATE_INT32_LE(version_id, PCIDevice),
435 VMSTATE_BUFFER_UNSAFE_INFO(config, PCIDevice, 0,
436 vmstate_info_pci_config,
437 PCIE_CONFIG_SPACE_SIZE),
438 VMSTATE_BUFFER_UNSAFE_INFO(irq_state, PCIDevice, 2,
439 vmstate_info_pci_irq_state,
440 PCI_NUM_PINS * sizeof(int32_t)),
441 VMSTATE_END_OF_LIST()
442 }
443 };
444
445 static inline const VMStateDescription *pci_get_vmstate(PCIDevice *s)
446 {
447 return pci_is_express(s) ? &vmstate_pcie_device : &vmstate_pci_device;
448 }
449
450 void pci_device_save(PCIDevice *s, QEMUFile *f)
451 {
452 /* Clear interrupt status bit: it is implicit
453 * in irq_state which we are saving.
454 * This makes us compatible with old devices
455 * which never set or clear this bit. */
456 s->config[PCI_STATUS] &= ~PCI_STATUS_INTERRUPT;
457 vmstate_save_state(f, pci_get_vmstate(s), s);
458 /* Restore the interrupt status bit. */
459 pci_update_irq_status(s);
460 }
461
462 int pci_device_load(PCIDevice *s, QEMUFile *f)
463 {
464 int ret;
465 ret = vmstate_load_state(f, pci_get_vmstate(s), s, s->version_id);
466 /* Restore the interrupt status bit. */
467 pci_update_irq_status(s);
468 return ret;
469 }
470
471 static void pci_set_default_subsystem_id(PCIDevice *pci_dev)
472 {
473 pci_set_word(pci_dev->config + PCI_SUBSYSTEM_VENDOR_ID,
474 pci_default_sub_vendor_id);
475 pci_set_word(pci_dev->config + PCI_SUBSYSTEM_ID,
476 pci_default_sub_device_id);
477 }
478
479 /*
480 * Parse [[<domain>:]<bus>:]<slot>, return -1 on error if funcp == NULL
481 * [[<domain>:]<bus>:]<slot>.<func>, return -1 on error
482 */
483 int pci_parse_devaddr(const char *addr, int *domp, int *busp,
484 unsigned int *slotp, unsigned int *funcp)
485 {
486 const char *p;
487 char *e;
488 unsigned long val;
489 unsigned long dom = 0, bus = 0;
490 unsigned int slot = 0;
491 unsigned int func = 0;
492
493 p = addr;
494 val = strtoul(p, &e, 16);
495 if (e == p)
496 return -1;
497 if (*e == ':') {
498 bus = val;
499 p = e + 1;
500 val = strtoul(p, &e, 16);
501 if (e == p)
502 return -1;
503 if (*e == ':') {
504 dom = bus;
505 bus = val;
506 p = e + 1;
507 val = strtoul(p, &e, 16);
508 if (e == p)
509 return -1;
510 }
511 }
512
513 slot = val;
514
515 if (funcp != NULL) {
516 if (*e != '.')
517 return -1;
518
519 p = e + 1;
520 val = strtoul(p, &e, 16);
521 if (e == p)
522 return -1;
523
524 func = val;
525 }
526
527 /* if funcp == NULL func is 0 */
528 if (dom > 0xffff || bus > 0xff || slot > 0x1f || func > 7)
529 return -1;
530
531 if (*e)
532 return -1;
533
534 /* Note: QEMU doesn't implement domains other than 0 */
535 if (!pci_find_bus(pci_find_root_bus(dom), bus))
536 return -1;
537
538 *domp = dom;
539 *busp = bus;
540 *slotp = slot;
541 if (funcp != NULL)
542 *funcp = func;
543 return 0;
544 }
545
546 int pci_read_devaddr(Monitor *mon, const char *addr, int *domp, int *busp,
547 unsigned *slotp)
548 {
549 /* strip legacy tag */
550 if (!strncmp(addr, "pci_addr=", 9)) {
551 addr += 9;
552 }
553 if (pci_parse_devaddr(addr, domp, busp, slotp, NULL)) {
554 monitor_printf(mon, "Invalid pci address\n");
555 return -1;
556 }
557 return 0;
558 }
559
560 PCIBus *pci_get_bus_devfn(int *devfnp, const char *devaddr)
561 {
562 int dom, bus;
563 unsigned slot;
564
565 if (!devaddr) {
566 *devfnp = -1;
567 return pci_find_bus(pci_find_root_bus(0), 0);
568 }
569
570 if (pci_parse_devaddr(devaddr, &dom, &bus, &slot, NULL) < 0) {
571 return NULL;
572 }
573
574 *devfnp = PCI_DEVFN(slot, 0);
575 return pci_find_bus(pci_find_root_bus(dom), bus);
576 }
577
578 static void pci_init_cmask(PCIDevice *dev)
579 {
580 pci_set_word(dev->cmask + PCI_VENDOR_ID, 0xffff);
581 pci_set_word(dev->cmask + PCI_DEVICE_ID, 0xffff);
582 dev->cmask[PCI_STATUS] = PCI_STATUS_CAP_LIST;
583 dev->cmask[PCI_REVISION_ID] = 0xff;
584 dev->cmask[PCI_CLASS_PROG] = 0xff;
585 pci_set_word(dev->cmask + PCI_CLASS_DEVICE, 0xffff);
586 dev->cmask[PCI_HEADER_TYPE] = 0xff;
587 dev->cmask[PCI_CAPABILITY_LIST] = 0xff;
588 }
589
590 static void pci_init_wmask(PCIDevice *dev)
591 {
592 int config_size = pci_config_size(dev);
593
594 dev->wmask[PCI_CACHE_LINE_SIZE] = 0xff;
595 dev->wmask[PCI_INTERRUPT_LINE] = 0xff;
596 pci_set_word(dev->wmask + PCI_COMMAND,
597 PCI_COMMAND_IO | PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER |
598 PCI_COMMAND_INTX_DISABLE);
599 if (dev->cap_present & QEMU_PCI_CAP_SERR) {
600 pci_word_test_and_set_mask(dev->wmask + PCI_COMMAND, PCI_COMMAND_SERR);
601 }
602
603 memset(dev->wmask + PCI_CONFIG_HEADER_SIZE, 0xff,
604 config_size - PCI_CONFIG_HEADER_SIZE);
605 }
606
607 static void pci_init_w1cmask(PCIDevice *dev)
608 {
609 /*
610 * Note: It's okay to set w1cmask even for readonly bits as
611 * long as their value is hardwired to 0.
612 */
613 pci_set_word(dev->w1cmask + PCI_STATUS,
614 PCI_STATUS_PARITY | PCI_STATUS_SIG_TARGET_ABORT |
615 PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_REC_MASTER_ABORT |
616 PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_DETECTED_PARITY);
617 }
618
619 static void pci_init_wmask_bridge(PCIDevice *d)
620 {
621 /* PCI_PRIMARY_BUS, PCI_SECONDARY_BUS, PCI_SUBORDINATE_BUS and
622 PCI_SEC_LETENCY_TIMER */
623 memset(d->wmask + PCI_PRIMARY_BUS, 0xff, 4);
624
625 /* base and limit */
626 d->wmask[PCI_IO_BASE] = PCI_IO_RANGE_MASK & 0xff;
627 d->wmask[PCI_IO_LIMIT] = PCI_IO_RANGE_MASK & 0xff;
628 pci_set_word(d->wmask + PCI_MEMORY_BASE,
629 PCI_MEMORY_RANGE_MASK & 0xffff);
630 pci_set_word(d->wmask + PCI_MEMORY_LIMIT,
631 PCI_MEMORY_RANGE_MASK & 0xffff);
632 pci_set_word(d->wmask + PCI_PREF_MEMORY_BASE,
633 PCI_PREF_RANGE_MASK & 0xffff);
634 pci_set_word(d->wmask + PCI_PREF_MEMORY_LIMIT,
635 PCI_PREF_RANGE_MASK & 0xffff);
636
637 /* PCI_PREF_BASE_UPPER32 and PCI_PREF_LIMIT_UPPER32 */
638 memset(d->wmask + PCI_PREF_BASE_UPPER32, 0xff, 8);
639
640 /* TODO: add this define to pci_regs.h in linux and then in qemu. */
641 #define PCI_BRIDGE_CTL_VGA_16BIT 0x10 /* VGA 16-bit decode */
642 #define PCI_BRIDGE_CTL_DISCARD 0x100 /* Primary discard timer */
643 #define PCI_BRIDGE_CTL_SEC_DISCARD 0x200 /* Secondary discard timer */
644 #define PCI_BRIDGE_CTL_DISCARD_STATUS 0x400 /* Discard timer status */
645 #define PCI_BRIDGE_CTL_DISCARD_SERR 0x800 /* Discard timer SERR# enable */
646 pci_set_word(d->wmask + PCI_BRIDGE_CONTROL,
647 PCI_BRIDGE_CTL_PARITY |
648 PCI_BRIDGE_CTL_SERR |
649 PCI_BRIDGE_CTL_ISA |
650 PCI_BRIDGE_CTL_VGA |
651 PCI_BRIDGE_CTL_VGA_16BIT |
652 PCI_BRIDGE_CTL_MASTER_ABORT |
653 PCI_BRIDGE_CTL_BUS_RESET |
654 PCI_BRIDGE_CTL_FAST_BACK |
655 PCI_BRIDGE_CTL_DISCARD |
656 PCI_BRIDGE_CTL_SEC_DISCARD |
657 PCI_BRIDGE_CTL_DISCARD_SERR);
658 /* Below does not do anything as we never set this bit, put here for
659 * completeness. */
660 pci_set_word(d->w1cmask + PCI_BRIDGE_CONTROL,
661 PCI_BRIDGE_CTL_DISCARD_STATUS);
662 }
663
664 static int pci_init_multifunction(PCIBus *bus, PCIDevice *dev)
665 {
666 uint8_t slot = PCI_SLOT(dev->devfn);
667 uint8_t func;
668
669 if (dev->cap_present & QEMU_PCI_CAP_MULTIFUNCTION) {
670 dev->config[PCI_HEADER_TYPE] |= PCI_HEADER_TYPE_MULTI_FUNCTION;
671 }
672
673 /*
674 * multifunction bit is interpreted in two ways as follows.
675 * - all functions must set the bit to 1.
676 * Example: Intel X53
677 * - function 0 must set the bit, but the rest function (> 0)
678 * is allowed to leave the bit to 0.
679 * Example: PIIX3(also in qemu), PIIX4(also in qemu), ICH10,
680 *
681 * So OS (at least Linux) checks the bit of only function 0,
682 * and doesn't see the bit of function > 0.
683 *
684 * The below check allows both interpretation.
685 */
686 if (PCI_FUNC(dev->devfn)) {
687 PCIDevice *f0 = bus->devices[PCI_DEVFN(slot, 0)];
688 if (f0 && !(f0->cap_present & QEMU_PCI_CAP_MULTIFUNCTION)) {
689 /* function 0 should set multifunction bit */
690 error_report("PCI: single function device can't be populated "
691 "in function %x.%x", slot, PCI_FUNC(dev->devfn));
692 return -1;
693 }
694 return 0;
695 }
696
697 if (dev->cap_present & QEMU_PCI_CAP_MULTIFUNCTION) {
698 return 0;
699 }
700 /* function 0 indicates single function, so function > 0 must be NULL */
701 for (func = 1; func < PCI_FUNC_MAX; ++func) {
702 if (bus->devices[PCI_DEVFN(slot, func)]) {
703 error_report("PCI: %x.0 indicates single function, "
704 "but %x.%x is already populated.",
705 slot, slot, func);
706 return -1;
707 }
708 }
709 return 0;
710 }
711
712 static void pci_config_alloc(PCIDevice *pci_dev)
713 {
714 int config_size = pci_config_size(pci_dev);
715
716 pci_dev->config = qemu_mallocz(config_size);
717 pci_dev->cmask = qemu_mallocz(config_size);
718 pci_dev->wmask = qemu_mallocz(config_size);
719 pci_dev->w1cmask = qemu_mallocz(config_size);
720 pci_dev->used = qemu_mallocz(config_size);
721 }
722
723 static void pci_config_free(PCIDevice *pci_dev)
724 {
725 qemu_free(pci_dev->config);
726 qemu_free(pci_dev->cmask);
727 qemu_free(pci_dev->wmask);
728 qemu_free(pci_dev->w1cmask);
729 qemu_free(pci_dev->used);
730 }
731
732 /* -1 for devfn means auto assign */
733 static PCIDevice *do_pci_register_device(PCIDevice *pci_dev, PCIBus *bus,
734 const char *name, int devfn,
735 const PCIDeviceInfo *info)
736 {
737 PCIConfigReadFunc *config_read = info->config_read;
738 PCIConfigWriteFunc *config_write = info->config_write;
739
740 if (devfn < 0) {
741 for(devfn = bus->devfn_min ; devfn < ARRAY_SIZE(bus->devices);
742 devfn += PCI_FUNC_MAX) {
743 if (!bus->devices[devfn])
744 goto found;
745 }
746 error_report("PCI: no slot/function available for %s, all in use", name);
747 return NULL;
748 found: ;
749 } else if (bus->devices[devfn]) {
750 error_report("PCI: slot %d function %d not available for %s, in use by %s",
751 PCI_SLOT(devfn), PCI_FUNC(devfn), name, bus->devices[devfn]->name);
752 return NULL;
753 }
754 pci_dev->bus = bus;
755 pci_dev->devfn = devfn;
756 pstrcpy(pci_dev->name, sizeof(pci_dev->name), name);
757 pci_dev->irq_state = 0;
758 pci_config_alloc(pci_dev);
759
760 pci_config_set_vendor_id(pci_dev->config, info->vendor_id);
761 pci_config_set_device_id(pci_dev->config, info->device_id);
762 pci_config_set_revision(pci_dev->config, info->revision);
763 pci_config_set_class(pci_dev->config, info->class_id);
764
765 if (!info->is_bridge) {
766 if (info->subsystem_vendor_id || info->subsystem_id) {
767 pci_set_word(pci_dev->config + PCI_SUBSYSTEM_VENDOR_ID,
768 info->subsystem_vendor_id);
769 pci_set_word(pci_dev->config + PCI_SUBSYSTEM_ID,
770 info->subsystem_id);
771 } else {
772 pci_set_default_subsystem_id(pci_dev);
773 }
774 } else {
775 /* subsystem_vendor_id/subsystem_id are only for header type 0 */
776 assert(!info->subsystem_vendor_id);
777 assert(!info->subsystem_id);
778 }
779 pci_init_cmask(pci_dev);
780 pci_init_wmask(pci_dev);
781 pci_init_w1cmask(pci_dev);
782 if (info->is_bridge) {
783 pci_init_wmask_bridge(pci_dev);
784 }
785 if (pci_init_multifunction(bus, pci_dev)) {
786 pci_config_free(pci_dev);
787 return NULL;
788 }
789
790 if (!config_read)
791 config_read = pci_default_read_config;
792 if (!config_write)
793 config_write = pci_default_write_config;
794 pci_dev->config_read = config_read;
795 pci_dev->config_write = config_write;
796 bus->devices[devfn] = pci_dev;
797 pci_dev->irq = qemu_allocate_irqs(pci_set_irq, pci_dev, PCI_NUM_PINS);
798 pci_dev->version_id = 2; /* Current pci device vmstate version */
799 return pci_dev;
800 }
801
802 static void do_pci_unregister_device(PCIDevice *pci_dev)
803 {
804 qemu_free_irqs(pci_dev->irq);
805 pci_dev->bus->devices[pci_dev->devfn] = NULL;
806 pci_config_free(pci_dev);
807 }
808
809 /* TODO: obsolete. eliminate this once all pci devices are qdevifed. */
810 PCIDevice *pci_register_device(PCIBus *bus, const char *name,
811 int instance_size, int devfn,
812 PCIConfigReadFunc *config_read,
813 PCIConfigWriteFunc *config_write)
814 {
815 PCIDevice *pci_dev;
816 PCIDeviceInfo info = {
817 .config_read = config_read,
818 .config_write = config_write,
819 };
820
821 pci_dev = qemu_mallocz(instance_size);
822 pci_dev = do_pci_register_device(pci_dev, bus, name, devfn, &info);
823 if (pci_dev == NULL) {
824 hw_error("PCI: can't register device\n");
825 }
826 return pci_dev;
827 }
828
829 static target_phys_addr_t pci_to_cpu_addr(PCIBus *bus,
830 target_phys_addr_t addr)
831 {
832 return addr + bus->mem_base;
833 }
834
835 static void pci_unregister_io_regions(PCIDevice *pci_dev)
836 {
837 PCIIORegion *r;
838 int i;
839
840 for(i = 0; i < PCI_NUM_REGIONS; i++) {
841 r = &pci_dev->io_regions[i];
842 if (!r->size || r->addr == PCI_BAR_UNMAPPED)
843 continue;
844 if (r->type == PCI_BASE_ADDRESS_SPACE_IO) {
845 isa_unassign_ioport(r->addr, r->filtered_size);
846 } else {
847 if (r->memory) {
848 memory_region_del_subregion(pci_dev->bus->address_space,
849 r->memory);
850 } else {
851 cpu_register_physical_memory(pci_to_cpu_addr(pci_dev->bus,
852 r->addr),
853 r->filtered_size,
854 IO_MEM_UNASSIGNED);
855 }
856 }
857 }
858 }
859
860 static int pci_unregister_device(DeviceState *dev)
861 {
862 PCIDevice *pci_dev = DO_UPCAST(PCIDevice, qdev, dev);
863 PCIDeviceInfo *info = DO_UPCAST(PCIDeviceInfo, qdev, dev->info);
864 int ret = 0;
865
866 if (info->exit)
867 ret = info->exit(pci_dev);
868 if (ret)
869 return ret;
870
871 pci_unregister_io_regions(pci_dev);
872 pci_del_option_rom(pci_dev);
873 qemu_free(pci_dev->romfile);
874 do_pci_unregister_device(pci_dev);
875 return 0;
876 }
877
878 void pci_register_bar(PCIDevice *pci_dev, int region_num,
879 pcibus_t size, uint8_t type,
880 PCIMapIORegionFunc *map_func)
881 {
882 PCIIORegion *r;
883 uint32_t addr;
884 uint64_t wmask;
885
886 assert(region_num >= 0);
887 assert(region_num < PCI_NUM_REGIONS);
888 if (size & (size-1)) {
889 fprintf(stderr, "ERROR: PCI region size must be pow2 "
890 "type=0x%x, size=0x%"FMT_PCIBUS"\n", type, size);
891 exit(1);
892 }
893
894 r = &pci_dev->io_regions[region_num];
895 r->addr = PCI_BAR_UNMAPPED;
896 r->size = size;
897 r->filtered_size = size;
898 r->type = type;
899 r->map_func = map_func;
900 r->ram_addr = IO_MEM_UNASSIGNED;
901 r->memory = NULL;
902
903 wmask = ~(size - 1);
904 addr = pci_bar(pci_dev, region_num);
905 if (region_num == PCI_ROM_SLOT) {
906 /* ROM enable bit is writable */
907 wmask |= PCI_ROM_ADDRESS_ENABLE;
908 }
909 pci_set_long(pci_dev->config + addr, type);
910 if (!(r->type & PCI_BASE_ADDRESS_SPACE_IO) &&
911 r->type & PCI_BASE_ADDRESS_MEM_TYPE_64) {
912 pci_set_quad(pci_dev->wmask + addr, wmask);
913 pci_set_quad(pci_dev->cmask + addr, ~0ULL);
914 } else {
915 pci_set_long(pci_dev->wmask + addr, wmask & 0xffffffff);
916 pci_set_long(pci_dev->cmask + addr, 0xffffffff);
917 }
918 }
919
920 static void pci_simple_bar_mapfunc(PCIDevice *pci_dev, int region_num,
921 pcibus_t addr, pcibus_t size, int type)
922 {
923 cpu_register_physical_memory(addr, size,
924 pci_dev->io_regions[region_num].ram_addr);
925 }
926
927 static void pci_simple_bar_mapfunc_region(PCIDevice *pci_dev, int region_num,
928 pcibus_t addr, pcibus_t size,
929 int type)
930 {
931 memory_region_add_subregion_overlap(pci_dev->bus->address_space,
932 addr,
933 pci_dev->io_regions[region_num].memory,
934 1);
935 }
936
937 void pci_register_bar_simple(PCIDevice *pci_dev, int region_num,
938 pcibus_t size, uint8_t attr, ram_addr_t ram_addr)
939 {
940 pci_register_bar(pci_dev, region_num, size,
941 PCI_BASE_ADDRESS_SPACE_MEMORY | attr,
942 pci_simple_bar_mapfunc);
943 pci_dev->io_regions[region_num].ram_addr = ram_addr;
944 }
945
946 void pci_register_bar_region(PCIDevice *pci_dev, int region_num,
947 uint8_t attr, MemoryRegion *memory)
948 {
949 pci_register_bar(pci_dev, region_num, memory_region_size(memory),
950 PCI_BASE_ADDRESS_SPACE_MEMORY | attr,
951 pci_simple_bar_mapfunc_region);
952 pci_dev->io_regions[region_num].memory = memory;
953 }
954
955 static void pci_bridge_filter(PCIDevice *d, pcibus_t *addr, pcibus_t *size,
956 uint8_t type)
957 {
958 pcibus_t base = *addr;
959 pcibus_t limit = *addr + *size - 1;
960 PCIDevice *br;
961
962 for (br = d->bus->parent_dev; br; br = br->bus->parent_dev) {
963 uint16_t cmd = pci_get_word(d->config + PCI_COMMAND);
964
965 if (type & PCI_BASE_ADDRESS_SPACE_IO) {
966 if (!(cmd & PCI_COMMAND_IO)) {
967 goto no_map;
968 }
969 } else {
970 if (!(cmd & PCI_COMMAND_MEMORY)) {
971 goto no_map;
972 }
973 }
974
975 base = MAX(base, pci_bridge_get_base(br, type));
976 limit = MIN(limit, pci_bridge_get_limit(br, type));
977 }
978
979 if (base > limit) {
980 goto no_map;
981 }
982 *addr = base;
983 *size = limit - base + 1;
984 return;
985 no_map:
986 *addr = PCI_BAR_UNMAPPED;
987 *size = 0;
988 }
989
990 static pcibus_t pci_bar_address(PCIDevice *d,
991 int reg, uint8_t type, pcibus_t size)
992 {
993 pcibus_t new_addr, last_addr;
994 int bar = pci_bar(d, reg);
995 uint16_t cmd = pci_get_word(d->config + PCI_COMMAND);
996
997 if (type & PCI_BASE_ADDRESS_SPACE_IO) {
998 if (!(cmd & PCI_COMMAND_IO)) {
999 return PCI_BAR_UNMAPPED;
1000 }
1001 new_addr = pci_get_long(d->config + bar) & ~(size - 1);
1002 last_addr = new_addr + size - 1;
1003 /* NOTE: we have only 64K ioports on PC */
1004 if (last_addr <= new_addr || new_addr == 0 || last_addr > UINT16_MAX) {
1005 return PCI_BAR_UNMAPPED;
1006 }
1007 return new_addr;
1008 }
1009
1010 if (!(cmd & PCI_COMMAND_MEMORY)) {
1011 return PCI_BAR_UNMAPPED;
1012 }
1013 if (type & PCI_BASE_ADDRESS_MEM_TYPE_64) {
1014 new_addr = pci_get_quad(d->config + bar);
1015 } else {
1016 new_addr = pci_get_long(d->config + bar);
1017 }
1018 /* the ROM slot has a specific enable bit */
1019 if (reg == PCI_ROM_SLOT && !(new_addr & PCI_ROM_ADDRESS_ENABLE)) {
1020 return PCI_BAR_UNMAPPED;
1021 }
1022 new_addr &= ~(size - 1);
1023 last_addr = new_addr + size - 1;
1024 /* NOTE: we do not support wrapping */
1025 /* XXX: as we cannot support really dynamic
1026 mappings, we handle specific values as invalid
1027 mappings. */
1028 if (last_addr <= new_addr || new_addr == 0 ||
1029 last_addr == PCI_BAR_UNMAPPED) {
1030 return PCI_BAR_UNMAPPED;
1031 }
1032
1033 /* Now pcibus_t is 64bit.
1034 * Check if 32 bit BAR wraps around explicitly.
1035 * Without this, PC ide doesn't work well.
1036 * TODO: remove this work around.
1037 */
1038 if (!(type & PCI_BASE_ADDRESS_MEM_TYPE_64) && last_addr >= UINT32_MAX) {
1039 return PCI_BAR_UNMAPPED;
1040 }
1041
1042 /*
1043 * OS is allowed to set BAR beyond its addressable
1044 * bits. For example, 32 bit OS can set 64bit bar
1045 * to >4G. Check it. TODO: we might need to support
1046 * it in the future for e.g. PAE.
1047 */
1048 if (last_addr >= TARGET_PHYS_ADDR_MAX) {
1049 return PCI_BAR_UNMAPPED;
1050 }
1051
1052 return new_addr;
1053 }
1054
1055 static void pci_update_mappings(PCIDevice *d)
1056 {
1057 PCIIORegion *r;
1058 int i;
1059 pcibus_t new_addr, filtered_size;
1060
1061 for(i = 0; i < PCI_NUM_REGIONS; i++) {
1062 r = &d->io_regions[i];
1063
1064 /* this region isn't registered */
1065 if (!r->size)
1066 continue;
1067
1068 new_addr = pci_bar_address(d, i, r->type, r->size);
1069
1070 /* bridge filtering */
1071 filtered_size = r->size;
1072 if (new_addr != PCI_BAR_UNMAPPED) {
1073 pci_bridge_filter(d, &new_addr, &filtered_size, r->type);
1074 }
1075
1076 /* This bar isn't changed */
1077 if (new_addr == r->addr && filtered_size == r->filtered_size)
1078 continue;
1079
1080 /* now do the real mapping */
1081 if (r->addr != PCI_BAR_UNMAPPED) {
1082 if (r->type & PCI_BASE_ADDRESS_SPACE_IO) {
1083 int class;
1084 /* NOTE: specific hack for IDE in PC case:
1085 only one byte must be mapped. */
1086 class = pci_get_word(d->config + PCI_CLASS_DEVICE);
1087 if (class == 0x0101 && r->size == 4) {
1088 isa_unassign_ioport(r->addr + 2, 1);
1089 } else {
1090 isa_unassign_ioport(r->addr, r->filtered_size);
1091 }
1092 } else {
1093 if (r->memory) {
1094 memory_region_del_subregion(d->bus->address_space,
1095 r->memory);
1096 } else {
1097 cpu_register_physical_memory(pci_to_cpu_addr(d->bus,
1098 r->addr),
1099 r->filtered_size,
1100 IO_MEM_UNASSIGNED);
1101 qemu_unregister_coalesced_mmio(r->addr, r->filtered_size);
1102 }
1103 }
1104 }
1105 r->addr = new_addr;
1106 r->filtered_size = filtered_size;
1107 if (r->addr != PCI_BAR_UNMAPPED) {
1108 /*
1109 * TODO: currently almost all the map funcions assumes
1110 * filtered_size == size and addr & ~(size - 1) == addr.
1111 * However with bridge filtering, they aren't always true.
1112 * Teach them such cases, such that filtered_size < size and
1113 * addr & (size - 1) != 0.
1114 */
1115 if (r->type & PCI_BASE_ADDRESS_SPACE_IO) {
1116 r->map_func(d, i, r->addr, r->filtered_size, r->type);
1117 } else {
1118 r->map_func(d, i, pci_to_cpu_addr(d->bus, r->addr),
1119 r->filtered_size, r->type);
1120 }
1121 }
1122 }
1123 }
1124
1125 static inline int pci_irq_disabled(PCIDevice *d)
1126 {
1127 return pci_get_word(d->config + PCI_COMMAND) & PCI_COMMAND_INTX_DISABLE;
1128 }
1129
1130 /* Called after interrupt disabled field update in config space,
1131 * assert/deassert interrupts if necessary.
1132 * Gets original interrupt disable bit value (before update). */
1133 static void pci_update_irq_disabled(PCIDevice *d, int was_irq_disabled)
1134 {
1135 int i, disabled = pci_irq_disabled(d);
1136 if (disabled == was_irq_disabled)
1137 return;
1138 for (i = 0; i < PCI_NUM_PINS; ++i) {
1139 int state = pci_irq_state(d, i);
1140 pci_change_irq_level(d, i, disabled ? -state : state);
1141 }
1142 }
1143
1144 uint32_t pci_default_read_config(PCIDevice *d,
1145 uint32_t address, int len)
1146 {
1147 uint32_t val = 0;
1148
1149 memcpy(&val, d->config + address, len);
1150 return le32_to_cpu(val);
1151 }
1152
1153 void pci_default_write_config(PCIDevice *d, uint32_t addr, uint32_t val, int l)
1154 {
1155 int i, was_irq_disabled = pci_irq_disabled(d);
1156
1157 for (i = 0; i < l; val >>= 8, ++i) {
1158 uint8_t wmask = d->wmask[addr + i];
1159 uint8_t w1cmask = d->w1cmask[addr + i];
1160 assert(!(wmask & w1cmask));
1161 d->config[addr + i] = (d->config[addr + i] & ~wmask) | (val & wmask);
1162 d->config[addr + i] &= ~(val & w1cmask); /* W1C: Write 1 to Clear */
1163 }
1164 if (ranges_overlap(addr, l, PCI_BASE_ADDRESS_0, 24) ||
1165 ranges_overlap(addr, l, PCI_ROM_ADDRESS, 4) ||
1166 ranges_overlap(addr, l, PCI_ROM_ADDRESS1, 4) ||
1167 range_covers_byte(addr, l, PCI_COMMAND))
1168 pci_update_mappings(d);
1169
1170 if (range_covers_byte(addr, l, PCI_COMMAND))
1171 pci_update_irq_disabled(d, was_irq_disabled);
1172 }
1173
1174 /***********************************************************/
1175 /* generic PCI irq support */
1176
1177 /* 0 <= irq_num <= 3. level must be 0 or 1 */
1178 static void pci_set_irq(void *opaque, int irq_num, int level)
1179 {
1180 PCIDevice *pci_dev = opaque;
1181 int change;
1182
1183 change = level - pci_irq_state(pci_dev, irq_num);
1184 if (!change)
1185 return;
1186
1187 pci_set_irq_state(pci_dev, irq_num, level);
1188 pci_update_irq_status(pci_dev);
1189 if (pci_irq_disabled(pci_dev))
1190 return;
1191 pci_change_irq_level(pci_dev, irq_num, change);
1192 }
1193
1194 /***********************************************************/
1195 /* monitor info on PCI */
1196
1197 typedef struct {
1198 uint16_t class;
1199 const char *desc;
1200 const char *fw_name;
1201 uint16_t fw_ign_bits;
1202 } pci_class_desc;
1203
1204 static const pci_class_desc pci_class_descriptions[] =
1205 {
1206 { 0x0001, "VGA controller", "display"},
1207 { 0x0100, "SCSI controller", "scsi"},
1208 { 0x0101, "IDE controller", "ide"},
1209 { 0x0102, "Floppy controller", "fdc"},
1210 { 0x0103, "IPI controller", "ipi"},
1211 { 0x0104, "RAID controller", "raid"},
1212 { 0x0106, "SATA controller"},
1213 { 0x0107, "SAS controller"},
1214 { 0x0180, "Storage controller"},
1215 { 0x0200, "Ethernet controller", "ethernet"},
1216 { 0x0201, "Token Ring controller", "token-ring"},
1217 { 0x0202, "FDDI controller", "fddi"},
1218 { 0x0203, "ATM controller", "atm"},
1219 { 0x0280, "Network controller"},
1220 { 0x0300, "VGA controller", "display", 0x00ff},
1221 { 0x0301, "XGA controller"},
1222 { 0x0302, "3D controller"},
1223 { 0x0380, "Display controller"},
1224 { 0x0400, "Video controller", "video"},
1225 { 0x0401, "Audio controller", "sound"},
1226 { 0x0402, "Phone"},
1227 { 0x0403, "Audio controller", "sound"},
1228 { 0x0480, "Multimedia controller"},
1229 { 0x0500, "RAM controller", "memory"},
1230 { 0x0501, "Flash controller", "flash"},
1231 { 0x0580, "Memory controller"},
1232 { 0x0600, "Host bridge", "host"},
1233 { 0x0601, "ISA bridge", "isa"},
1234 { 0x0602, "EISA bridge", "eisa"},
1235 { 0x0603, "MC bridge", "mca"},
1236 { 0x0604, "PCI bridge", "pci"},
1237 { 0x0605, "PCMCIA bridge", "pcmcia"},
1238 { 0x0606, "NUBUS bridge", "nubus"},
1239 { 0x0607, "CARDBUS bridge", "cardbus"},
1240 { 0x0608, "RACEWAY bridge"},
1241 { 0x0680, "Bridge"},
1242 { 0x0700, "Serial port", "serial"},
1243 { 0x0701, "Parallel port", "parallel"},
1244 { 0x0800, "Interrupt controller", "interrupt-controller"},
1245 { 0x0801, "DMA controller", "dma-controller"},
1246 { 0x0802, "Timer", "timer"},
1247 { 0x0803, "RTC", "rtc"},
1248 { 0x0900, "Keyboard", "keyboard"},
1249 { 0x0901, "Pen", "pen"},
1250 { 0x0902, "Mouse", "mouse"},
1251 { 0x0A00, "Dock station", "dock", 0x00ff},
1252 { 0x0B00, "i386 cpu", "cpu", 0x00ff},
1253 { 0x0c00, "Fireware contorller", "fireware"},
1254 { 0x0c01, "Access bus controller", "access-bus"},
1255 { 0x0c02, "SSA controller", "ssa"},
1256 { 0x0c03, "USB controller", "usb"},
1257 { 0x0c04, "Fibre channel controller", "fibre-channel"},
1258 { 0, NULL}
1259 };
1260
1261 static void pci_for_each_device_under_bus(PCIBus *bus,
1262 void (*fn)(PCIBus *b, PCIDevice *d))
1263 {
1264 PCIDevice *d;
1265 int devfn;
1266
1267 for(devfn = 0; devfn < ARRAY_SIZE(bus->devices); devfn++) {
1268 d = bus->devices[devfn];
1269 if (d) {
1270 fn(bus, d);
1271 }
1272 }
1273 }
1274
1275 void pci_for_each_device(PCIBus *bus, int bus_num,
1276 void (*fn)(PCIBus *b, PCIDevice *d))
1277 {
1278 bus = pci_find_bus(bus, bus_num);
1279
1280 if (bus) {
1281 pci_for_each_device_under_bus(bus, fn);
1282 }
1283 }
1284
1285 static void pci_device_print(Monitor *mon, QDict *device)
1286 {
1287 QDict *qdict;
1288 QListEntry *entry;
1289 uint64_t addr, size;
1290
1291 monitor_printf(mon, " Bus %2" PRId64 ", ", qdict_get_int(device, "bus"));
1292 monitor_printf(mon, "device %3" PRId64 ", function %" PRId64 ":\n",
1293 qdict_get_int(device, "slot"),
1294 qdict_get_int(device, "function"));
1295 monitor_printf(mon, " ");
1296
1297 qdict = qdict_get_qdict(device, "class_info");
1298 if (qdict_haskey(qdict, "desc")) {
1299 monitor_printf(mon, "%s", qdict_get_str(qdict, "desc"));
1300 } else {
1301 monitor_printf(mon, "Class %04" PRId64, qdict_get_int(qdict, "class"));
1302 }
1303
1304 qdict = qdict_get_qdict(device, "id");
1305 monitor_printf(mon, ": PCI device %04" PRIx64 ":%04" PRIx64 "\n",
1306 qdict_get_int(qdict, "device"),
1307 qdict_get_int(qdict, "vendor"));
1308
1309 if (qdict_haskey(device, "irq")) {
1310 monitor_printf(mon, " IRQ %" PRId64 ".\n",
1311 qdict_get_int(device, "irq"));
1312 }
1313
1314 if (qdict_haskey(device, "pci_bridge")) {
1315 QDict *info;
1316
1317 qdict = qdict_get_qdict(device, "pci_bridge");
1318
1319 info = qdict_get_qdict(qdict, "bus");
1320 monitor_printf(mon, " BUS %" PRId64 ".\n",
1321 qdict_get_int(info, "number"));
1322 monitor_printf(mon, " secondary bus %" PRId64 ".\n",
1323 qdict_get_int(info, "secondary"));
1324 monitor_printf(mon, " subordinate bus %" PRId64 ".\n",
1325 qdict_get_int(info, "subordinate"));
1326
1327 info = qdict_get_qdict(qdict, "io_range");
1328 monitor_printf(mon, " IO range [0x%04"PRIx64", 0x%04"PRIx64"]\n",
1329 qdict_get_int(info, "base"),
1330 qdict_get_int(info, "limit"));
1331
1332 info = qdict_get_qdict(qdict, "memory_range");
1333 monitor_printf(mon,
1334 " memory range [0x%08"PRIx64", 0x%08"PRIx64"]\n",
1335 qdict_get_int(info, "base"),
1336 qdict_get_int(info, "limit"));
1337
1338 info = qdict_get_qdict(qdict, "prefetchable_range");
1339 monitor_printf(mon, " prefetchable memory range "
1340 "[0x%08"PRIx64", 0x%08"PRIx64"]\n",
1341 qdict_get_int(info, "base"),
1342 qdict_get_int(info, "limit"));
1343 }
1344
1345 QLIST_FOREACH_ENTRY(qdict_get_qlist(device, "regions"), entry) {
1346 qdict = qobject_to_qdict(qlist_entry_obj(entry));
1347 monitor_printf(mon, " BAR%d: ", (int) qdict_get_int(qdict, "bar"));
1348
1349 addr = qdict_get_int(qdict, "address");
1350 size = qdict_get_int(qdict, "size");
1351
1352 if (!strcmp(qdict_get_str(qdict, "type"), "io")) {
1353 monitor_printf(mon, "I/O at 0x%04"FMT_PCIBUS
1354 " [0x%04"FMT_PCIBUS"].\n",
1355 addr, addr + size - 1);
1356 } else {
1357 monitor_printf(mon, "%d bit%s memory at 0x%08"FMT_PCIBUS
1358 " [0x%08"FMT_PCIBUS"].\n",
1359 qdict_get_bool(qdict, "mem_type_64") ? 64 : 32,
1360 qdict_get_bool(qdict, "prefetch") ?
1361 " prefetchable" : "", addr, addr + size - 1);
1362 }
1363 }
1364
1365 monitor_printf(mon, " id \"%s\"\n", qdict_get_str(device, "qdev_id"));
1366
1367 if (qdict_haskey(device, "pci_bridge")) {
1368 qdict = qdict_get_qdict(device, "pci_bridge");
1369 if (qdict_haskey(qdict, "devices")) {
1370 QListEntry *dev;
1371 QLIST_FOREACH_ENTRY(qdict_get_qlist(qdict, "devices"), dev) {
1372 pci_device_print(mon, qobject_to_qdict(qlist_entry_obj(dev)));
1373 }
1374 }
1375 }
1376 }
1377
1378 void do_pci_info_print(Monitor *mon, const QObject *data)
1379 {
1380 QListEntry *bus, *dev;
1381
1382 QLIST_FOREACH_ENTRY(qobject_to_qlist(data), bus) {
1383 QDict *qdict = qobject_to_qdict(qlist_entry_obj(bus));
1384 QLIST_FOREACH_ENTRY(qdict_get_qlist(qdict, "devices"), dev) {
1385 pci_device_print(mon, qobject_to_qdict(qlist_entry_obj(dev)));
1386 }
1387 }
1388 }
1389
1390 static QObject *pci_get_dev_class(const PCIDevice *dev)
1391 {
1392 int class;
1393 const pci_class_desc *desc;
1394
1395 class = pci_get_word(dev->config + PCI_CLASS_DEVICE);
1396 desc = pci_class_descriptions;
1397 while (desc->desc && class != desc->class)
1398 desc++;
1399
1400 if (desc->desc) {
1401 return qobject_from_jsonf("{ 'desc': %s, 'class': %d }",
1402 desc->desc, class);
1403 } else {
1404 return qobject_from_jsonf("{ 'class': %d }", class);
1405 }
1406 }
1407
1408 static QObject *pci_get_dev_id(const PCIDevice *dev)
1409 {
1410 return qobject_from_jsonf("{ 'device': %d, 'vendor': %d }",
1411 pci_get_word(dev->config + PCI_VENDOR_ID),
1412 pci_get_word(dev->config + PCI_DEVICE_ID));
1413 }
1414
1415 static QObject *pci_get_regions_list(const PCIDevice *dev)
1416 {
1417 int i;
1418 QList *regions_list;
1419
1420 regions_list = qlist_new();
1421
1422 for (i = 0; i < PCI_NUM_REGIONS; i++) {
1423 QObject *obj;
1424 const PCIIORegion *r = &dev->io_regions[i];
1425
1426 if (!r->size) {
1427 continue;
1428 }
1429
1430 if (r->type & PCI_BASE_ADDRESS_SPACE_IO) {
1431 obj = qobject_from_jsonf("{ 'bar': %d, 'type': 'io', "
1432 "'address': %" PRId64 ", "
1433 "'size': %" PRId64 " }",
1434 i, r->addr, r->size);
1435 } else {
1436 int mem_type_64 = r->type & PCI_BASE_ADDRESS_MEM_TYPE_64;
1437
1438 obj = qobject_from_jsonf("{ 'bar': %d, 'type': 'memory', "
1439 "'mem_type_64': %i, 'prefetch': %i, "
1440 "'address': %" PRId64 ", "
1441 "'size': %" PRId64 " }",
1442 i, mem_type_64,
1443 r->type & PCI_BASE_ADDRESS_MEM_PREFETCH,
1444 r->addr, r->size);
1445 }
1446
1447 qlist_append_obj(regions_list, obj);
1448 }
1449
1450 return QOBJECT(regions_list);
1451 }
1452
1453 static QObject *pci_get_devices_list(PCIBus *bus, int bus_num);
1454
1455 static QObject *pci_get_dev_dict(PCIDevice *dev, PCIBus *bus, int bus_num)
1456 {
1457 uint8_t type;
1458 QObject *obj;
1459
1460 obj = qobject_from_jsonf("{ 'bus': %d, 'slot': %d, 'function': %d," "'class_info': %p, 'id': %p, 'regions': %p,"
1461 " 'qdev_id': %s }",
1462 bus_num,
1463 PCI_SLOT(dev->devfn), PCI_FUNC(dev->devfn),
1464 pci_get_dev_class(dev), pci_get_dev_id(dev),
1465 pci_get_regions_list(dev),
1466 dev->qdev.id ? dev->qdev.id : "");
1467
1468 if (dev->config[PCI_INTERRUPT_PIN] != 0) {
1469 QDict *qdict = qobject_to_qdict(obj);
1470 qdict_put(qdict, "irq", qint_from_int(dev->config[PCI_INTERRUPT_LINE]));
1471 }
1472
1473 type = dev->config[PCI_HEADER_TYPE] & ~PCI_HEADER_TYPE_MULTI_FUNCTION;
1474 if (type == PCI_HEADER_TYPE_BRIDGE) {
1475 QDict *qdict;
1476 QObject *pci_bridge;
1477
1478 pci_bridge = qobject_from_jsonf("{ 'bus': "
1479 "{ 'number': %d, 'secondary': %d, 'subordinate': %d }, "
1480 "'io_range': { 'base': %" PRId64 ", 'limit': %" PRId64 "}, "
1481 "'memory_range': { 'base': %" PRId64 ", 'limit': %" PRId64 "}, "
1482 "'prefetchable_range': { 'base': %" PRId64 ", 'limit': %" PRId64 "} }",
1483 dev->config[PCI_PRIMARY_BUS], dev->config[PCI_SECONDARY_BUS],
1484 dev->config[PCI_SUBORDINATE_BUS],
1485 pci_bridge_get_base(dev, PCI_BASE_ADDRESS_SPACE_IO),
1486 pci_bridge_get_limit(dev, PCI_BASE_ADDRESS_SPACE_IO),
1487 pci_bridge_get_base(dev, PCI_BASE_ADDRESS_SPACE_MEMORY),
1488 pci_bridge_get_limit(dev, PCI_BASE_ADDRESS_SPACE_MEMORY),
1489 pci_bridge_get_base(dev, PCI_BASE_ADDRESS_SPACE_MEMORY |
1490 PCI_BASE_ADDRESS_MEM_PREFETCH),
1491 pci_bridge_get_limit(dev, PCI_BASE_ADDRESS_SPACE_MEMORY |
1492 PCI_BASE_ADDRESS_MEM_PREFETCH));
1493
1494 if (dev->config[PCI_SECONDARY_BUS] != 0) {
1495 PCIBus *child_bus = pci_find_bus(bus, dev->config[PCI_SECONDARY_BUS]);
1496
1497 if (child_bus) {
1498 qdict = qobject_to_qdict(pci_bridge);
1499 qdict_put_obj(qdict, "devices",
1500 pci_get_devices_list(child_bus,
1501 dev->config[PCI_SECONDARY_BUS]));
1502 }
1503 }
1504 qdict = qobject_to_qdict(obj);
1505 qdict_put_obj(qdict, "pci_bridge", pci_bridge);
1506 }
1507
1508 return obj;
1509 }
1510
1511 static QObject *pci_get_devices_list(PCIBus *bus, int bus_num)
1512 {
1513 int devfn;
1514 PCIDevice *dev;
1515 QList *dev_list;
1516
1517 dev_list = qlist_new();
1518
1519 for (devfn = 0; devfn < ARRAY_SIZE(bus->devices); devfn++) {
1520 dev = bus->devices[devfn];
1521 if (dev) {
1522 qlist_append_obj(dev_list, pci_get_dev_dict(dev, bus, bus_num));
1523 }
1524 }
1525
1526 return QOBJECT(dev_list);
1527 }
1528
1529 static QObject *pci_get_bus_dict(PCIBus *bus, int bus_num)
1530 {
1531 bus = pci_find_bus(bus, bus_num);
1532 if (bus) {
1533 return qobject_from_jsonf("{ 'bus': %d, 'devices': %p }",
1534 bus_num, pci_get_devices_list(bus, bus_num));
1535 }
1536
1537 return NULL;
1538 }
1539
1540 void do_pci_info(Monitor *mon, QObject **ret_data)
1541 {
1542 QList *bus_list;
1543 struct PCIHostBus *host;
1544
1545 bus_list = qlist_new();
1546
1547 QLIST_FOREACH(host, &host_buses, next) {
1548 QObject *obj = pci_get_bus_dict(host->bus, 0);
1549 if (obj) {
1550 qlist_append_obj(bus_list, obj);
1551 }
1552 }
1553
1554 *ret_data = QOBJECT(bus_list);
1555 }
1556
1557 static const char * const pci_nic_models[] = {
1558 "ne2k_pci",
1559 "i82551",
1560 "i82557b",
1561 "i82559er",
1562 "rtl8139",
1563 "e1000",
1564 "pcnet",
1565 "virtio",
1566 NULL
1567 };
1568
1569 static const char * const pci_nic_names[] = {
1570 "ne2k_pci",
1571 "i82551",
1572 "i82557b",
1573 "i82559er",
1574 "rtl8139",
1575 "e1000",
1576 "pcnet",
1577 "virtio-net-pci",
1578 NULL
1579 };
1580
1581 /* Initialize a PCI NIC. */
1582 /* FIXME callers should check for failure, but don't */
1583 PCIDevice *pci_nic_init(NICInfo *nd, const char *default_model,
1584 const char *default_devaddr)
1585 {
1586 const char *devaddr = nd->devaddr ? nd->devaddr : default_devaddr;
1587 PCIBus *bus;
1588 int devfn;
1589 PCIDevice *pci_dev;
1590 DeviceState *dev;
1591 int i;
1592
1593 i = qemu_find_nic_model(nd, pci_nic_models, default_model);
1594 if (i < 0)
1595 return NULL;
1596
1597 bus = pci_get_bus_devfn(&devfn, devaddr);
1598 if (!bus) {
1599 error_report("Invalid PCI device address %s for device %s",
1600 devaddr, pci_nic_names[i]);
1601 return NULL;
1602 }
1603
1604 pci_dev = pci_create(bus, devfn, pci_nic_names[i]);
1605 dev = &pci_dev->qdev;
1606 qdev_set_nic_properties(dev, nd);
1607 if (qdev_init(dev) < 0)
1608 return NULL;
1609 return pci_dev;
1610 }
1611
1612 PCIDevice *pci_nic_init_nofail(NICInfo *nd, const char *default_model,
1613 const char *default_devaddr)
1614 {
1615 PCIDevice *res;
1616
1617 if (qemu_show_nic_models(nd->model, pci_nic_models))
1618 exit(0);
1619
1620 res = pci_nic_init(nd, default_model, default_devaddr);
1621 if (!res)
1622 exit(1);
1623 return res;
1624 }
1625
1626 static void pci_bridge_update_mappings_fn(PCIBus *b, PCIDevice *d)
1627 {
1628 pci_update_mappings(d);
1629 }
1630
1631 void pci_bridge_update_mappings(PCIBus *b)
1632 {
1633 PCIBus *child;
1634
1635 pci_for_each_device_under_bus(b, pci_bridge_update_mappings_fn);
1636
1637 QLIST_FOREACH(child, &b->child, sibling) {
1638 pci_bridge_update_mappings(child);
1639 }
1640 }
1641
1642 /* Whether a given bus number is in range of the secondary
1643 * bus of the given bridge device. */
1644 static bool pci_secondary_bus_in_range(PCIDevice *dev, int bus_num)
1645 {
1646 return !(pci_get_word(dev->config + PCI_BRIDGE_CONTROL) &
1647 PCI_BRIDGE_CTL_BUS_RESET) /* Don't walk the bus if it's reset. */ &&
1648 dev->config[PCI_SECONDARY_BUS] < bus_num &&
1649 bus_num <= dev->config[PCI_SUBORDINATE_BUS];
1650 }
1651
1652 PCIBus *pci_find_bus(PCIBus *bus, int bus_num)
1653 {
1654 PCIBus *sec;
1655
1656 if (!bus) {
1657 return NULL;
1658 }
1659
1660 if (pci_bus_num(bus) == bus_num) {
1661 return bus;
1662 }
1663
1664 /* Consider all bus numbers in range for the host pci bridge. */
1665 if (bus->parent_dev &&
1666 !pci_secondary_bus_in_range(bus->parent_dev, bus_num)) {
1667 return NULL;
1668 }
1669
1670 /* try child bus */
1671 for (; bus; bus = sec) {
1672 QLIST_FOREACH(sec, &bus->child, sibling) {
1673 assert(sec->parent_dev);
1674 if (sec->parent_dev->config[PCI_SECONDARY_BUS] == bus_num) {
1675 return sec;
1676 }
1677 if (pci_secondary_bus_in_range(sec->parent_dev, bus_num)) {
1678 break;
1679 }
1680 }
1681 }
1682
1683 return NULL;
1684 }
1685
1686 PCIDevice *pci_find_device(PCIBus *bus, int bus_num, uint8_t devfn)
1687 {
1688 bus = pci_find_bus(bus, bus_num);
1689
1690 if (!bus)
1691 return NULL;
1692
1693 return bus->devices[devfn];
1694 }
1695
1696 static int pci_qdev_init(DeviceState *qdev, DeviceInfo *base)
1697 {
1698 PCIDevice *pci_dev = (PCIDevice *)qdev;
1699 PCIDeviceInfo *info = container_of(base, PCIDeviceInfo, qdev);
1700 PCIBus *bus;
1701 int rc;
1702 bool is_default_rom;
1703
1704 /* initialize cap_present for pci_is_express() and pci_config_size() */
1705 if (info->is_express) {
1706 pci_dev->cap_present |= QEMU_PCI_CAP_EXPRESS;
1707 }
1708
1709 bus = FROM_QBUS(PCIBus, qdev_get_parent_bus(qdev));
1710 pci_dev = do_pci_register_device(pci_dev, bus, base->name,
1711 pci_dev->devfn, info);
1712 if (pci_dev == NULL)
1713 return -1;
1714 if (qdev->hotplugged && info->no_hotplug) {
1715 qerror_report(QERR_DEVICE_NO_HOTPLUG, info->qdev.name);
1716 do_pci_unregister_device(pci_dev);
1717 return -1;
1718 }
1719 if (info->init) {
1720 rc = info->init(pci_dev);
1721 if (rc != 0) {
1722 do_pci_unregister_device(pci_dev);
1723 return rc;
1724 }
1725 }
1726
1727 /* rom loading */
1728 is_default_rom = false;
1729 if (pci_dev->romfile == NULL && info->romfile != NULL) {
1730 pci_dev->romfile = qemu_strdup(info->romfile);
1731 is_default_rom = true;
1732 }
1733 pci_add_option_rom(pci_dev, is_default_rom);
1734
1735 if (bus->hotplug) {
1736 /* Let buses differentiate between hotplug and when device is
1737 * enabled during qemu machine creation. */
1738 rc = bus->hotplug(bus->hotplug_qdev, pci_dev,
1739 qdev->hotplugged ? PCI_HOTPLUG_ENABLED:
1740 PCI_COLDPLUG_ENABLED);
1741 if (rc != 0) {
1742 int r = pci_unregister_device(&pci_dev->qdev);
1743 assert(!r);
1744 return rc;
1745 }
1746 }
1747 return 0;
1748 }
1749
1750 static int pci_unplug_device(DeviceState *qdev)
1751 {
1752 PCIDevice *dev = DO_UPCAST(PCIDevice, qdev, qdev);
1753 PCIDeviceInfo *info = container_of(qdev->info, PCIDeviceInfo, qdev);
1754
1755 if (info->no_hotplug) {
1756 qerror_report(QERR_DEVICE_NO_HOTPLUG, info->qdev.name);
1757 return -1;
1758 }
1759 return dev->bus->hotplug(dev->bus->hotplug_qdev, dev,
1760 PCI_HOTPLUG_DISABLED);
1761 }
1762
1763 void pci_qdev_register(PCIDeviceInfo *info)
1764 {
1765 info->qdev.init = pci_qdev_init;
1766 info->qdev.unplug = pci_unplug_device;
1767 info->qdev.exit = pci_unregister_device;
1768 info->qdev.bus_info = &pci_bus_info;
1769 qdev_register(&info->qdev);
1770 }
1771
1772 void pci_qdev_register_many(PCIDeviceInfo *info)
1773 {
1774 while (info->qdev.name) {
1775 pci_qdev_register(info);
1776 info++;
1777 }
1778 }
1779
1780 PCIDevice *pci_create_multifunction(PCIBus *bus, int devfn, bool multifunction,
1781 const char *name)
1782 {
1783 DeviceState *dev;
1784
1785 dev = qdev_create(&bus->qbus, name);
1786 qdev_prop_set_uint32(dev, "addr", devfn);
1787 qdev_prop_set_bit(dev, "multifunction", multifunction);
1788 return DO_UPCAST(PCIDevice, qdev, dev);
1789 }
1790
1791 PCIDevice *pci_try_create_multifunction(PCIBus *bus, int devfn,
1792 bool multifunction,
1793 const char *name)
1794 {
1795 DeviceState *dev;
1796
1797 dev = qdev_try_create(&bus->qbus, name);
1798 if (!dev) {
1799 return NULL;
1800 }
1801 qdev_prop_set_uint32(dev, "addr", devfn);
1802 qdev_prop_set_bit(dev, "multifunction", multifunction);
1803 return DO_UPCAST(PCIDevice, qdev, dev);
1804 }
1805
1806 PCIDevice *pci_create_simple_multifunction(PCIBus *bus, int devfn,
1807 bool multifunction,
1808 const char *name)
1809 {
1810 PCIDevice *dev = pci_create_multifunction(bus, devfn, multifunction, name);
1811 qdev_init_nofail(&dev->qdev);
1812 return dev;
1813 }
1814
1815 PCIDevice *pci_create(PCIBus *bus, int devfn, const char *name)
1816 {
1817 return pci_create_multifunction(bus, devfn, false, name);
1818 }
1819
1820 PCIDevice *pci_create_simple(PCIBus *bus, int devfn, const char *name)
1821 {
1822 return pci_create_simple_multifunction(bus, devfn, false, name);
1823 }
1824
1825 PCIDevice *pci_try_create(PCIBus *bus, int devfn, const char *name)
1826 {
1827 return pci_try_create_multifunction(bus, devfn, false, name);
1828 }
1829
1830 static int pci_find_space(PCIDevice *pdev, uint8_t size)
1831 {
1832 int config_size = pci_config_size(pdev);
1833 int offset = PCI_CONFIG_HEADER_SIZE;
1834 int i;
1835 for (i = PCI_CONFIG_HEADER_SIZE; i < config_size; ++i)
1836 if (pdev->used[i])
1837 offset = i + 1;
1838 else if (i - offset + 1 == size)
1839 return offset;
1840 return 0;
1841 }
1842
1843 static uint8_t pci_find_capability_list(PCIDevice *pdev, uint8_t cap_id,
1844 uint8_t *prev_p)
1845 {
1846 uint8_t next, prev;
1847
1848 if (!(pdev->config[PCI_STATUS] & PCI_STATUS_CAP_LIST))
1849 return 0;
1850
1851 for (prev = PCI_CAPABILITY_LIST; (next = pdev->config[prev]);
1852 prev = next + PCI_CAP_LIST_NEXT)
1853 if (pdev->config[next + PCI_CAP_LIST_ID] == cap_id)
1854 break;
1855
1856 if (prev_p)
1857 *prev_p = prev;
1858 return next;
1859 }
1860
1861 static void pci_map_option_rom(PCIDevice *pdev, int region_num, pcibus_t addr, pcibus_t size, int type)
1862 {
1863 cpu_register_physical_memory(addr, size, pdev->rom_offset);
1864 }
1865
1866 /* Patch the PCI vendor and device ids in a PCI rom image if necessary.
1867 This is needed for an option rom which is used for more than one device. */
1868 static void pci_patch_ids(PCIDevice *pdev, uint8_t *ptr, int size)
1869 {
1870 uint16_t vendor_id;
1871 uint16_t device_id;
1872 uint16_t rom_vendor_id;
1873 uint16_t rom_device_id;
1874 uint16_t rom_magic;
1875 uint16_t pcir_offset;
1876 uint8_t checksum;
1877
1878 /* Words in rom data are little endian (like in PCI configuration),
1879 so they can be read / written with pci_get_word / pci_set_word. */
1880
1881 /* Only a valid rom will be patched. */
1882 rom_magic = pci_get_word(ptr);
1883 if (rom_magic != 0xaa55) {
1884 PCI_DPRINTF("Bad ROM magic %04x\n", rom_magic);
1885 return;
1886 }
1887 pcir_offset = pci_get_word(ptr + 0x18);
1888 if (pcir_offset + 8 >= size || memcmp(ptr + pcir_offset, "PCIR", 4)) {
1889 PCI_DPRINTF("Bad PCIR offset 0x%x or signature\n", pcir_offset);
1890 return;
1891 }
1892
1893 vendor_id = pci_get_word(pdev->config + PCI_VENDOR_ID);
1894 device_id = pci_get_word(pdev->config + PCI_DEVICE_ID);
1895 rom_vendor_id = pci_get_word(ptr + pcir_offset + 4);
1896 rom_device_id = pci_get_word(ptr + pcir_offset + 6);
1897
1898 PCI_DPRINTF("%s: ROM id %04x%04x / PCI id %04x%04x\n", pdev->romfile,
1899 vendor_id, device_id, rom_vendor_id, rom_device_id);
1900
1901 checksum = ptr[6];
1902
1903 if (vendor_id != rom_vendor_id) {
1904 /* Patch vendor id and checksum (at offset 6 for etherboot roms). */
1905 checksum += (uint8_t)rom_vendor_id + (uint8_t)(rom_vendor_id >> 8);
1906 checksum -= (uint8_t)vendor_id + (uint8_t)(vendor_id >> 8);
1907 PCI_DPRINTF("ROM checksum %02x / %02x\n", ptr[6], checksum);
1908 ptr[6] = checksum;
1909 pci_set_word(ptr + pcir_offset + 4, vendor_id);
1910 }
1911
1912 if (device_id != rom_device_id) {
1913 /* Patch device id and checksum (at offset 6 for etherboot roms). */
1914 checksum += (uint8_t)rom_device_id + (uint8_t)(rom_device_id >> 8);
1915 checksum -= (uint8_t)device_id + (uint8_t)(device_id >> 8);
1916 PCI_DPRINTF("ROM checksum %02x / %02x\n", ptr[6], checksum);
1917 ptr[6] = checksum;
1918 pci_set_word(ptr + pcir_offset + 6, device_id);
1919 }
1920 }
1921
1922 /* Add an option rom for the device */
1923 static int pci_add_option_rom(PCIDevice *pdev, bool is_default_rom)
1924 {
1925 int size;
1926 char *path;
1927 void *ptr;
1928 char name[32];
1929
1930 if (!pdev->romfile)
1931 return 0;
1932 if (strlen(pdev->romfile) == 0)
1933 return 0;
1934
1935 if (!pdev->rom_bar) {
1936 /*
1937 * Load rom via fw_cfg instead of creating a rom bar,
1938 * for 0.11 compatibility.
1939 */
1940 int class = pci_get_word(pdev->config + PCI_CLASS_DEVICE);
1941 if (class == 0x0300) {
1942 rom_add_vga(pdev->romfile);
1943 } else {
1944 rom_add_option(pdev->romfile, -1);
1945 }
1946 return 0;
1947 }
1948
1949 path = qemu_find_file(QEMU_FILE_TYPE_BIOS, pdev->romfile);
1950 if (path == NULL) {
1951 path = qemu_strdup(pdev->romfile);
1952 }
1953
1954 size = get_image_size(path);
1955 if (size < 0) {
1956 error_report("%s: failed to find romfile \"%s\"",
1957 __FUNCTION__, pdev->romfile);
1958 qemu_free(path);
1959 return -1;
1960 }
1961 if (size & (size - 1)) {
1962 size = 1 << qemu_fls(size);
1963 }
1964
1965 if (pdev->qdev.info->vmsd)
1966 snprintf(name, sizeof(name), "%s.rom", pdev->qdev.info->vmsd->name);
1967 else
1968 snprintf(name, sizeof(name), "%s.rom", pdev->qdev.info->name);
1969 pdev->rom_offset = qemu_ram_alloc(&pdev->qdev, name, size);
1970
1971 ptr = qemu_get_ram_ptr(pdev->rom_offset);
1972 load_image(path, ptr);
1973 qemu_free(path);
1974
1975 if (is_default_rom) {
1976 /* Only the default rom images will be patched (if needed). */
1977 pci_patch_ids(pdev, ptr, size);
1978 }
1979
1980 qemu_put_ram_ptr(ptr);
1981
1982 pci_register_bar(pdev, PCI_ROM_SLOT, size,
1983 0, pci_map_option_rom);
1984
1985 return 0;
1986 }
1987
1988 static void pci_del_option_rom(PCIDevice *pdev)
1989 {
1990 if (!pdev->rom_offset)
1991 return;
1992
1993 qemu_ram_free(pdev->rom_offset);
1994 pdev->rom_offset = 0;
1995 }
1996
1997 /*
1998 * if !offset
1999 * Reserve space and add capability to the linked list in pci config space
2000 *
2001 * if offset = 0,
2002 * Find and reserve space and add capability to the linked list
2003 * in pci config space */
2004 int pci_add_capability(PCIDevice *pdev, uint8_t cap_id,
2005 uint8_t offset, uint8_t size)
2006 {
2007 uint8_t *config;
2008 if (!offset) {
2009 offset = pci_find_space(pdev, size);
2010 if (!offset) {
2011 return -ENOSPC;
2012 }
2013 }
2014
2015 config = pdev->config + offset;
2016 config[PCI_CAP_LIST_ID] = cap_id;
2017 config[PCI_CAP_LIST_NEXT] = pdev->config[PCI_CAPABILITY_LIST];
2018 pdev->config[PCI_CAPABILITY_LIST] = offset;
2019 pdev->config[PCI_STATUS] |= PCI_STATUS_CAP_LIST;
2020 memset(pdev->used + offset, 0xFF, size);
2021 /* Make capability read-only by default */
2022 memset(pdev->wmask + offset, 0, size);
2023 /* Check capability by default */
2024 memset(pdev->cmask + offset, 0xFF, size);
2025 return offset;
2026 }
2027
2028 /* Unlink capability from the pci config space. */
2029 void pci_del_capability(PCIDevice *pdev, uint8_t cap_id, uint8_t size)
2030 {
2031 uint8_t prev, offset = pci_find_capability_list(pdev, cap_id, &prev);
2032 if (!offset)
2033 return;
2034 pdev->config[prev] = pdev->config[offset + PCI_CAP_LIST_NEXT];
2035 /* Make capability writable again */
2036 memset(pdev->wmask + offset, 0xff, size);
2037 memset(pdev->w1cmask + offset, 0, size);
2038 /* Clear cmask as device-specific registers can't be checked */
2039 memset(pdev->cmask + offset, 0, size);
2040 memset(pdev->used + offset, 0, size);
2041
2042 if (!pdev->config[PCI_CAPABILITY_LIST])
2043 pdev->config[PCI_STATUS] &= ~PCI_STATUS_CAP_LIST;
2044 }
2045
2046 /* Reserve space for capability at a known offset (to call after load). */
2047 void pci_reserve_capability(PCIDevice *pdev, uint8_t offset, uint8_t size)
2048 {
2049 memset(pdev->used + offset, 0xff, size);
2050 }
2051
2052 uint8_t pci_find_capability(PCIDevice *pdev, uint8_t cap_id)
2053 {
2054 return pci_find_capability_list(pdev, cap_id, NULL);
2055 }
2056
2057 static void pcibus_dev_print(Monitor *mon, DeviceState *dev, int indent)
2058 {
2059 PCIDevice *d = (PCIDevice *)dev;
2060 const pci_class_desc *desc;
2061 char ctxt[64];
2062 PCIIORegion *r;
2063 int i, class;
2064
2065 class = pci_get_word(d->config + PCI_CLASS_DEVICE);
2066 desc = pci_class_descriptions;
2067 while (desc->desc && class != desc->class)
2068 desc++;
2069 if (desc->desc) {
2070 snprintf(ctxt, sizeof(ctxt), "%s", desc->desc);
2071 } else {
2072 snprintf(ctxt, sizeof(ctxt), "Class %04x", class);
2073 }
2074
2075 monitor_printf(mon, "%*sclass %s, addr %02x:%02x.%x, "
2076 "pci id %04x:%04x (sub %04x:%04x)\n",
2077 indent, "", ctxt, pci_bus_num(d->bus),
2078 PCI_SLOT(d->devfn), PCI_FUNC(d->devfn),
2079 pci_get_word(d->config + PCI_VENDOR_ID),
2080 pci_get_word(d->config + PCI_DEVICE_ID),
2081 pci_get_word(d->config + PCI_SUBSYSTEM_VENDOR_ID),
2082 pci_get_word(d->config + PCI_SUBSYSTEM_ID));
2083 for (i = 0; i < PCI_NUM_REGIONS; i++) {
2084 r = &d->io_regions[i];
2085 if (!r->size)
2086 continue;
2087 monitor_printf(mon, "%*sbar %d: %s at 0x%"FMT_PCIBUS
2088 " [0x%"FMT_PCIBUS"]\n",
2089 indent, "",
2090 i, r->type & PCI_BASE_ADDRESS_SPACE_IO ? "i/o" : "mem",
2091 r->addr, r->addr + r->size - 1);
2092 }
2093 }
2094
2095 static char *pci_dev_fw_name(DeviceState *dev, char *buf, int len)
2096 {
2097 PCIDevice *d = (PCIDevice *)dev;
2098 const char *name = NULL;
2099 const pci_class_desc *desc = pci_class_descriptions;
2100 int class = pci_get_word(d->config + PCI_CLASS_DEVICE);
2101
2102 while (desc->desc &&
2103 (class & ~desc->fw_ign_bits) !=
2104 (desc->class & ~desc->fw_ign_bits)) {
2105 desc++;
2106 }
2107
2108 if (desc->desc) {
2109 name = desc->fw_name;
2110 }
2111
2112 if (name) {
2113 pstrcpy(buf, len, name);
2114 } else {
2115 snprintf(buf, len, "pci%04x,%04x",
2116 pci_get_word(d->config + PCI_VENDOR_ID),
2117 pci_get_word(d->config + PCI_DEVICE_ID));
2118 }
2119
2120 return buf;
2121 }
2122
2123 static char *pcibus_get_fw_dev_path(DeviceState *dev)
2124 {
2125 PCIDevice *d = (PCIDevice *)dev;
2126 char path[50], name[33];
2127 int off;
2128
2129 off = snprintf(path, sizeof(path), "%s@%x",
2130 pci_dev_fw_name(dev, name, sizeof name),
2131 PCI_SLOT(d->devfn));
2132 if (PCI_FUNC(d->devfn))
2133 snprintf(path + off, sizeof(path) + off, ",%x", PCI_FUNC(d->devfn));
2134 return strdup(path);
2135 }
2136
2137 static char *pcibus_get_dev_path(DeviceState *dev)
2138 {
2139 PCIDevice *d = container_of(dev, PCIDevice, qdev);
2140 PCIDevice *t;
2141 int slot_depth;
2142 /* Path format: Domain:00:Slot.Function:Slot.Function....:Slot.Function.
2143 * 00 is added here to make this format compatible with
2144 * domain:Bus:Slot.Func for systems without nested PCI bridges.
2145 * Slot.Function list specifies the slot and function numbers for all
2146 * devices on the path from root to the specific device. */
2147 char domain[] = "DDDD:00";
2148 char slot[] = ":SS.F";
2149 int domain_len = sizeof domain - 1 /* For '\0' */;
2150 int slot_len = sizeof slot - 1 /* For '\0' */;
2151 int path_len;
2152 char *path, *p;
2153 int s;
2154
2155 /* Calculate # of slots on path between device and root. */;
2156 slot_depth = 0;
2157 for (t = d; t; t = t->bus->parent_dev) {
2158 ++slot_depth;
2159 }
2160
2161 path_len = domain_len + slot_len * slot_depth;
2162
2163 /* Allocate memory, fill in the terminating null byte. */
2164 path = qemu_malloc(path_len + 1 /* For '\0' */);
2165 path[path_len] = '\0';
2166
2167 /* First field is the domain. */
2168 s = snprintf(domain, sizeof domain, "%04x:00", pci_find_domain(d->bus));
2169 assert(s == domain_len);
2170 memcpy(path, domain, domain_len);
2171
2172 /* Fill in slot numbers. We walk up from device to root, so need to print
2173 * them in the reverse order, last to first. */
2174 p = path + path_len;
2175 for (t = d; t; t = t->bus->parent_dev) {
2176 p -= slot_len;
2177 s = snprintf(slot, sizeof slot, ":%02x.%x",
2178 PCI_SLOT(t->devfn), PCI_FUNC(t->devfn));
2179 assert(s == slot_len);
2180 memcpy(p, slot, slot_len);
2181 }
2182
2183 return path;
2184 }
2185
2186 static int pci_qdev_find_recursive(PCIBus *bus,
2187 const char *id, PCIDevice **pdev)
2188 {
2189 DeviceState *qdev = qdev_find_recursive(&bus->qbus, id);
2190 if (!qdev) {
2191 return -ENODEV;
2192 }
2193
2194 /* roughly check if given qdev is pci device */
2195 if (qdev->info->init == &pci_qdev_init &&
2196 qdev->parent_bus->info == &pci_bus_info) {
2197 *pdev = DO_UPCAST(PCIDevice, qdev, qdev);
2198 return 0;
2199 }
2200 return -EINVAL;
2201 }
2202
2203 int pci_qdev_find_device(const char *id, PCIDevice **pdev)
2204 {
2205 struct PCIHostBus *host;
2206 int rc = -ENODEV;
2207
2208 QLIST_FOREACH(host, &host_buses, next) {
2209 int tmp = pci_qdev_find_recursive(host->bus, id, pdev);
2210 if (!tmp) {
2211 rc = 0;
2212 break;
2213 }
2214 if (tmp != -ENODEV) {
2215 rc = tmp;
2216 }
2217 }
2218
2219 return rc;
2220 }