?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Hackfix and re-enable strtoull and wcstoull, see bug #3798.
[sdcc.git] / sdcc / device / non-free / include / pic14 / pic16c62.h
blob24aa0703d7e2b2f4d57bf025f51c6fcce21f0735
1 /*
2 * This declarations of the PIC16C62 MCU.
3 *
4 * This file is part of the GNU PIC library for SDCC, originally
5 * created by Molnar Karoly <molnarkaroly@users.sf.net> 2016.
6 *
7 * This file is generated automatically by the cinc2h.pl, 2016-04-13 17:23:01 UTC.
8 *
9 * SDCC is licensed under the GNU Public license (GPL) v2. Note that
10 * this license covers the code to the compiler and other executables,
11 * but explicitly does not cover any code or objects generated by sdcc.
12 *
13 * For pic device libraries and header files which are derived from
14 * Microchip header (.inc) and linker script (.lkr) files Microchip
15 * requires that "The header files should state that they are only to be
16 * used with authentic Microchip devices" which makes them incompatible
17 * with the GPL. Pic device libraries and header files are located at
18 * non-free/lib and non-free/include directories respectively.
19 * Sdcc should be run with the --use-non-free command line option in
20 * order to include non-free header files and libraries.
21 *
22 * See http://sdcc.sourceforge.net/ for the latest information on sdcc.
23 */
24
25 #ifndef __PIC16C62_H__
26 #define __PIC16C62_H__
27
28 //==============================================================================
29 //
30 // Register Addresses
31 //
32 //==============================================================================
33
34 #ifndef NO_ADDR_DEFINES
35
36 #define INDF_ADDR 0x0000
37 #define TMR0_ADDR 0x0001
38 #define PCL_ADDR 0x0002
39 #define STATUS_ADDR 0x0003
40 #define FSR_ADDR 0x0004
41 #define PORTA_ADDR 0x0005
42 #define PORTB_ADDR 0x0006
43 #define PORTC_ADDR 0x0007
44 #define PCLATH_ADDR 0x000A
45 #define INTCON_ADDR 0x000B
46 #define PIR1_ADDR 0x000C
47 #define TMR1L_ADDR 0x000E
48 #define TMR1H_ADDR 0x000F
49 #define T1CON_ADDR 0x0010
50 #define TMR2_ADDR 0x0011
51 #define T2CON_ADDR 0x0012
52 #define SSPBUF_ADDR 0x0013
53 #define SSPCON_ADDR 0x0014
54 #define CCPR1L_ADDR 0x0015
55 #define CCPR1H_ADDR 0x0016
56 #define CCP1CON_ADDR 0x0017
57 #define OPTION_REG_ADDR 0x0081
58 #define TRISA_ADDR 0x0085
59 #define TRISB_ADDR 0x0086
60 #define TRISC_ADDR 0x0087
61 #define PIE1_ADDR 0x008C
62 #define PCON_ADDR 0x008E
63 #define PR2_ADDR 0x0092
64 #define SSPADD_ADDR 0x0093
65 #define SSPSTAT_ADDR 0x0094
66
67 #endif // #ifndef NO_ADDR_DEFINES
68
69 //==============================================================================
70 //
71 // Register Definitions
72 //
73 //==============================================================================
74
75 extern __at(0x0000) __sfr INDF;
76 extern __at(0x0001) __sfr TMR0;
77 extern __at(0x0002) __sfr PCL;
78
79 //==============================================================================
80 // STATUS Bits
81
82 extern __at(0x0003) __sfr STATUS;
83
84 typedef union
85 {
86 struct
87 {
88 unsigned C : 1;
89 unsigned DC : 1;
90 unsigned Z : 1;
91 unsigned NOT_PD : 1;
92 unsigned NOT_TO : 1;
93 unsigned RP0 : 1;
94 unsigned RP1 : 1;
95 unsigned IRP : 1;
96 };
97
98 struct
99 {
100 unsigned : 5;
101 unsigned RP : 2;
102 unsigned : 1;
103 };
104 } __STATUSbits_t;
105
106 extern __at(0x0003) volatile __STATUSbits_t STATUSbits;
107
108 #define _C 0x01
109 #define _DC 0x02
110 #define _Z 0x04
111 #define _NOT_PD 0x08
112 #define _NOT_TO 0x10
113 #define _RP0 0x20
114 #define _RP1 0x40
115 #define _IRP 0x80
116
117 //==============================================================================
118
119 extern __at(0x0004) __sfr FSR;
120 extern __at(0x0005) __sfr PORTA;
121 extern __at(0x0006) __sfr PORTB;
122 extern __at(0x0007) __sfr PORTC;
123 extern __at(0x000A) __sfr PCLATH;
124
125 //==============================================================================
126 // INTCON Bits
127
128 extern __at(0x000B) __sfr INTCON;
129
130 typedef struct
131 {
132 unsigned RBIF : 1;
133 unsigned INTF : 1;
134 unsigned T0IF : 1;
135 unsigned RBIE : 1;
136 unsigned INTE : 1;
137 unsigned T0IE : 1;
138 unsigned PEIE : 1;
139 unsigned GIE : 1;
140 } __INTCONbits_t;
141
142 extern __at(0x000B) volatile __INTCONbits_t INTCONbits;
143
144 #define _RBIF 0x01
145 #define _INTF 0x02
146 #define _T0IF 0x04
147 #define _RBIE 0x08
148 #define _INTE 0x10
149 #define _T0IE 0x20
150 #define _PEIE 0x40
151 #define _GIE 0x80
152
153 //==============================================================================
154
155
156 //==============================================================================
157 // PIR1 Bits
158
159 extern __at(0x000C) __sfr PIR1;
160
161 typedef struct
162 {
163 unsigned TMR1IF : 1;
164 unsigned TMR2IF : 1;
165 unsigned CCP1IF : 1;
166 unsigned SSPIF : 1;
167 unsigned : 1;
168 unsigned : 1;
169 unsigned : 1;
170 unsigned : 1;
171 } __PIR1bits_t;
172
173 extern __at(0x000C) volatile __PIR1bits_t PIR1bits;
174
175 #define _TMR1IF 0x01
176 #define _TMR2IF 0x02
177 #define _CCP1IF 0x04
178 #define _SSPIF 0x08
179
180 //==============================================================================
181
182 extern __at(0x000E) __sfr TMR1L;
183 extern __at(0x000F) __sfr TMR1H;
184
185 //==============================================================================
186 // T1CON Bits
187
188 extern __at(0x0010) __sfr T1CON;
189
190 typedef union
191 {
192 struct
193 {
194 unsigned TMR1ON : 1;
195 unsigned TMR1CS : 1;
196 unsigned NOT_T1SYNC : 1;
197 unsigned T1OSCEN : 1;
198 unsigned T1CKPS0 : 1;
199 unsigned T1CKPS1 : 1;
200 unsigned : 1;
201 unsigned : 1;
202 };
203
204 struct
205 {
206 unsigned : 4;
207 unsigned T1CKPS : 2;
208 unsigned : 2;
209 };
210 } __T1CONbits_t;
211
212 extern __at(0x0010) volatile __T1CONbits_t T1CONbits;
213
214 #define _TMR1ON 0x01
215 #define _TMR1CS 0x02
216 #define _NOT_T1SYNC 0x04
217 #define _T1OSCEN 0x08
218 #define _T1CKPS0 0x10
219 #define _T1CKPS1 0x20
220
221 //==============================================================================
222
223 extern __at(0x0011) __sfr TMR2;
224
225 //==============================================================================
226 // T2CON Bits
227
228 extern __at(0x0012) __sfr T2CON;
229
230 typedef union
231 {
232 struct
233 {
234 unsigned T2CKPS0 : 1;
235 unsigned T2CKPS1 : 1;
236 unsigned TMR2ON : 1;
237 unsigned TOUTPS0 : 1;
238 unsigned TOUTPS1 : 1;
239 unsigned TOUTPS2 : 1;
240 unsigned TOUTPS3 : 1;
241 unsigned : 1;
242 };
243
244 struct
245 {
246 unsigned T2CKPS : 2;
247 unsigned : 6;
248 };
249
250 struct
251 {
252 unsigned : 3;
253 unsigned TOUTPS : 4;
254 unsigned : 1;
255 };
256 } __T2CONbits_t;
257
258 extern __at(0x0012) volatile __T2CONbits_t T2CONbits;
259
260 #define _T2CKPS0 0x01
261 #define _T2CKPS1 0x02
262 #define _TMR2ON 0x04
263 #define _TOUTPS0 0x08
264 #define _TOUTPS1 0x10
265 #define _TOUTPS2 0x20
266 #define _TOUTPS3 0x40
267
268 //==============================================================================
269
270 extern __at(0x0013) __sfr SSPBUF;
271
272 //==============================================================================
273 // SSPCON Bits
274
275 extern __at(0x0014) __sfr SSPCON;
276
277 typedef union
278 {
279 struct
280 {
281 unsigned SSPM0 : 1;
282 unsigned SSPM1 : 1;
283 unsigned SSPM2 : 1;
284 unsigned SSPM3 : 1;
285 unsigned CKP : 1;
286 unsigned SSPEN : 1;
287 unsigned SSPOV : 1;
288 unsigned WCOL : 1;
289 };
290
291 struct
292 {
293 unsigned SSPM : 4;
294 unsigned : 4;
295 };
296 } __SSPCONbits_t;
297
298 extern __at(0x0014) volatile __SSPCONbits_t SSPCONbits;
299
300 #define _SSPM0 0x01
301 #define _SSPM1 0x02
302 #define _SSPM2 0x04
303 #define _SSPM3 0x08
304 #define _CKP 0x10
305 #define _SSPEN 0x20
306 #define _SSPOV 0x40
307 #define _WCOL 0x80
308
309 //==============================================================================
310
311 extern __at(0x0015) __sfr CCPR1L;
312 extern __at(0x0016) __sfr CCPR1H;
313
314 //==============================================================================
315 // CCP1CON Bits
316
317 extern __at(0x0017) __sfr CCP1CON;
318
319 typedef union
320 {
321 struct
322 {
323 unsigned CCP1M0 : 1;
324 unsigned CCP1M1 : 1;
325 unsigned CCP1M2 : 1;
326 unsigned CCP1M3 : 1;
327 unsigned CCP1Y : 1;
328 unsigned CCP1X : 1;
329 unsigned : 1;
330 unsigned : 1;
331 };
332
333 struct
334 {
335 unsigned CCP1M : 4;
336 unsigned : 4;
337 };
338 } __CCP1CONbits_t;
339
340 extern __at(0x0017) volatile __CCP1CONbits_t CCP1CONbits;
341
342 #define _CCP1M0 0x01
343 #define _CCP1M1 0x02
344 #define _CCP1M2 0x04
345 #define _CCP1M3 0x08
346 #define _CCP1Y 0x10
347 #define _CCP1X 0x20
348
349 //==============================================================================
350
351
352 //==============================================================================
353 // OPTION_REG Bits
354
355 extern __at(0x0081) __sfr OPTION_REG;
356
357 typedef union
358 {
359 struct
360 {
361 unsigned PS0 : 1;
362 unsigned PS1 : 1;
363 unsigned PS2 : 1;
364 unsigned PSA : 1;
365 unsigned T0SE : 1;
366 unsigned T0CS : 1;
367 unsigned INTEDG : 1;
368 unsigned NOT_RBPU : 1;
369 };
370
371 struct
372 {
373 unsigned PS : 3;
374 unsigned : 5;
375 };
376 } __OPTION_REGbits_t;
377
378 extern __at(0x0081) volatile __OPTION_REGbits_t OPTION_REGbits;
379
380 #define _PS0 0x01
381 #define _PS1 0x02
382 #define _PS2 0x04
383 #define _PSA 0x08
384 #define _T0SE 0x10
385 #define _T0CS 0x20
386 #define _INTEDG 0x40
387 #define _NOT_RBPU 0x80
388
389 //==============================================================================
390
391 extern __at(0x0085) __sfr TRISA;
392 extern __at(0x0086) __sfr TRISB;
393 extern __at(0x0087) __sfr TRISC;
394
395 //==============================================================================
396 // PIE1 Bits
397
398 extern __at(0x008C) __sfr PIE1;
399
400 typedef struct
401 {
402 unsigned TMR1IE : 1;
403 unsigned TMR2IE : 1;
404 unsigned CCP1IE : 1;
405 unsigned SSPIE : 1;
406 unsigned : 1;
407 unsigned : 1;
408 unsigned : 1;
409 unsigned : 1;
410 } __PIE1bits_t;
411
412 extern __at(0x008C) volatile __PIE1bits_t PIE1bits;
413
414 #define _TMR1IE 0x01
415 #define _TMR2IE 0x02
416 #define _CCP1IE 0x04
417 #define _SSPIE 0x08
418
419 //==============================================================================
420
421
422 //==============================================================================
423 // PCON Bits
424
425 extern __at(0x008E) __sfr PCON;
426
427 typedef struct
428 {
429 unsigned : 1;
430 unsigned NOT_POR : 1;
431 unsigned : 1;
432 unsigned : 1;
433 unsigned : 1;
434 unsigned : 1;
435 unsigned : 1;
436 unsigned : 1;
437 } __PCONbits_t;
438
439 extern __at(0x008E) volatile __PCONbits_t PCONbits;
440
441 #define _NOT_POR 0x02
442
443 //==============================================================================
444
445 extern __at(0x0092) __sfr PR2;
446 extern __at(0x0093) __sfr SSPADD;
447
448 //==============================================================================
449 // SSPSTAT Bits
450
451 extern __at(0x0094) __sfr SSPSTAT;
452
453 typedef union
454 {
455 struct
456 {
457 unsigned BF : 1;
458 unsigned UA : 1;
459 unsigned R : 1;
460 unsigned S : 1;
461 unsigned P : 1;
462 unsigned D : 1;
463 unsigned : 1;
464 unsigned : 1;
465 };
466
467 struct
468 {
469 unsigned : 1;
470 unsigned : 1;
471 unsigned I2C_READ : 1;
472 unsigned I2C_START : 1;
473 unsigned I2C_STOP : 1;
474 unsigned I2C_DATA : 1;
475 unsigned : 1;
476 unsigned : 1;
477 };
478
479 struct
480 {
481 unsigned : 1;
482 unsigned : 1;
483 unsigned NOT_W : 1;
484 unsigned : 1;
485 unsigned : 1;
486 unsigned NOT_A : 1;
487 unsigned : 1;
488 unsigned : 1;
489 };
490
491 struct
492 {
493 unsigned : 1;
494 unsigned : 1;
495 unsigned NOT_WRITE : 1;
496 unsigned : 1;
497 unsigned : 1;
498 unsigned NOT_ADDRESS : 1;
499 unsigned : 1;
500 unsigned : 1;
501 };
502
503 struct
504 {
505 unsigned : 1;
506 unsigned : 1;
507 unsigned R_W : 1;
508 unsigned : 1;
509 unsigned : 1;
510 unsigned D_A : 1;
511 unsigned : 1;
512 unsigned : 1;
513 };
514
515 struct
516 {
517 unsigned : 1;
518 unsigned : 1;
519 unsigned READ_WRITE : 1;
520 unsigned : 1;
521 unsigned : 1;
522 unsigned DATA_ADDRESS : 1;
523 unsigned : 1;
524 unsigned : 1;
525 };
526 } __SSPSTATbits_t;
527
528 extern __at(0x0094) volatile __SSPSTATbits_t SSPSTATbits;
529
530 #define _BF 0x01
531 #define _UA 0x02
532 #define _R 0x04
533 #define _I2C_READ 0x04
534 #define _NOT_W 0x04
535 #define _NOT_WRITE 0x04
536 #define _R_W 0x04
537 #define _READ_WRITE 0x04
538 #define _S 0x08
539 #define _I2C_START 0x08
540 #define _P 0x10
541 #define _I2C_STOP 0x10
542 #define _D 0x20
543 #define _I2C_DATA 0x20
544 #define _NOT_A 0x20
545 #define _NOT_ADDRESS 0x20
546 #define _D_A 0x20
547 #define _DATA_ADDRESS 0x20
548
549 //==============================================================================
550
551
552 //==============================================================================
553 //
554 // Configuration Bits
555 //
556 //==============================================================================
557
558 #define _CONFIG1 0x2007
559
560 //----------------------------- CONFIG1 Options -------------------------------
561
562 #define _CP_ALL 0x3F8F
563 #define _CP_75 0x3F9F
564 #define _CP_50 0x3FAF
565 #define _CP_OFF 0x3FBF
566 #define _PWRTE_ON 0x3FBF
567 #define _PWRTE_OFF 0x3FB7
568 #define _WDT_ON 0x3FBF
569 #define _WDT_OFF 0x3FBB
570 #define _LP_OSC 0x3FBC
571 #define _XT_OSC 0x3FBD
572 #define _HS_OSC 0x3FBE
573 #define _RC_OSC 0x3FBF
574
575 //==============================================================================
576
577 //==============================================================================
578
579 #ifndef NO_BIT_DEFINES
580
581 #define CCP1M0 CCP1CONbits.CCP1M0 // bit 0
582 #define CCP1M1 CCP1CONbits.CCP1M1 // bit 1
583 #define CCP1M2 CCP1CONbits.CCP1M2 // bit 2
584 #define CCP1M3 CCP1CONbits.CCP1M3 // bit 3
585 #define CCP1Y CCP1CONbits.CCP1Y // bit 4
586 #define CCP1X CCP1CONbits.CCP1X // bit 5
587
588 #define RBIF INTCONbits.RBIF // bit 0
589 #define INTF INTCONbits.INTF // bit 1
590 #define T0IF INTCONbits.T0IF // bit 2
591 #define RBIE INTCONbits.RBIE // bit 3
592 #define INTE INTCONbits.INTE // bit 4
593 #define T0IE INTCONbits.T0IE // bit 5
594 #define PEIE INTCONbits.PEIE // bit 6
595 #define GIE INTCONbits.GIE // bit 7
596
597 #define PS0 OPTION_REGbits.PS0 // bit 0
598 #define PS1 OPTION_REGbits.PS1 // bit 1
599 #define PS2 OPTION_REGbits.PS2 // bit 2
600 #define PSA OPTION_REGbits.PSA // bit 3
601 #define T0SE OPTION_REGbits.T0SE // bit 4
602 #define T0CS OPTION_REGbits.T0CS // bit 5
603 #define INTEDG OPTION_REGbits.INTEDG // bit 6
604 #define NOT_RBPU OPTION_REGbits.NOT_RBPU // bit 7
605
606 #define NOT_POR PCONbits.NOT_POR // bit 1
607
608 #define TMR1IE PIE1bits.TMR1IE // bit 0
609 #define TMR2IE PIE1bits.TMR2IE // bit 1
610 #define CCP1IE PIE1bits.CCP1IE // bit 2
611 #define SSPIE PIE1bits.SSPIE // bit 3
612
613 #define TMR1IF PIR1bits.TMR1IF // bit 0
614 #define TMR2IF PIR1bits.TMR2IF // bit 1
615 #define CCP1IF PIR1bits.CCP1IF // bit 2
616 #define SSPIF PIR1bits.SSPIF // bit 3
617
618 #define SSPM0 SSPCONbits.SSPM0 // bit 0
619 #define SSPM1 SSPCONbits.SSPM1 // bit 1
620 #define SSPM2 SSPCONbits.SSPM2 // bit 2
621 #define SSPM3 SSPCONbits.SSPM3 // bit 3
622 #define CKP SSPCONbits.CKP // bit 4
623 #define SSPEN SSPCONbits.SSPEN // bit 5
624 #define SSPOV SSPCONbits.SSPOV // bit 6
625 #define WCOL SSPCONbits.WCOL // bit 7
626
627 #define BF SSPSTATbits.BF // bit 0
628 #define UA SSPSTATbits.UA // bit 1
629 #define R SSPSTATbits.R // bit 2, shadows bit in SSPSTATbits
630 #define I2C_READ SSPSTATbits.I2C_READ // bit 2, shadows bit in SSPSTATbits
631 #define NOT_W SSPSTATbits.NOT_W // bit 2, shadows bit in SSPSTATbits
632 #define NOT_WRITE SSPSTATbits.NOT_WRITE // bit 2, shadows bit in SSPSTATbits
633 #define R_W SSPSTATbits.R_W // bit 2, shadows bit in SSPSTATbits
634 #define READ_WRITE SSPSTATbits.READ_WRITE // bit 2, shadows bit in SSPSTATbits
635 #define S SSPSTATbits.S // bit 3, shadows bit in SSPSTATbits
636 #define I2C_START SSPSTATbits.I2C_START // bit 3, shadows bit in SSPSTATbits
637 #define P SSPSTATbits.P // bit 4, shadows bit in SSPSTATbits
638 #define I2C_STOP SSPSTATbits.I2C_STOP // bit 4, shadows bit in SSPSTATbits
639 #define D SSPSTATbits.D // bit 5, shadows bit in SSPSTATbits
640 #define I2C_DATA SSPSTATbits.I2C_DATA // bit 5, shadows bit in SSPSTATbits
641 #define NOT_A SSPSTATbits.NOT_A // bit 5, shadows bit in SSPSTATbits
642 #define NOT_ADDRESS SSPSTATbits.NOT_ADDRESS // bit 5, shadows bit in SSPSTATbits
643 #define D_A SSPSTATbits.D_A // bit 5, shadows bit in SSPSTATbits
644 #define DATA_ADDRESS SSPSTATbits.DATA_ADDRESS // bit 5, shadows bit in SSPSTATbits
645
646 #define C STATUSbits.C // bit 0
647 #define DC STATUSbits.DC // bit 1
648 #define Z STATUSbits.Z // bit 2
649 #define NOT_PD STATUSbits.NOT_PD // bit 3
650 #define NOT_TO STATUSbits.NOT_TO // bit 4
651 #define RP0 STATUSbits.RP0 // bit 5
652 #define RP1 STATUSbits.RP1 // bit 6
653 #define IRP STATUSbits.IRP // bit 7
654
655 #define TMR1ON T1CONbits.TMR1ON // bit 0
656 #define TMR1CS T1CONbits.TMR1CS // bit 1
657 #define NOT_T1SYNC T1CONbits.NOT_T1SYNC // bit 2
658 #define T1OSCEN T1CONbits.T1OSCEN // bit 3
659 #define T1CKPS0 T1CONbits.T1CKPS0 // bit 4
660 #define T1CKPS1 T1CONbits.T1CKPS1 // bit 5
661
662 #define T2CKPS0 T2CONbits.T2CKPS0 // bit 0
663 #define T2CKPS1 T2CONbits.T2CKPS1 // bit 1
664 #define TMR2ON T2CONbits.TMR2ON // bit 2
665 #define TOUTPS0 T2CONbits.TOUTPS0 // bit 3
666 #define TOUTPS1 T2CONbits.TOUTPS1 // bit 4
667 #define TOUTPS2 T2CONbits.TOUTPS2 // bit 5
668 #define TOUTPS3 T2CONbits.TOUTPS3 // bit 6
669
670 #endif // #ifndef NO_BIT_DEFINES
671
672 #endif // #ifndef __PIC16C62_H__
SDCC git mirror