?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Hackfix and re-enable strtoull and wcstoull, see bug #3798.
[sdcc.git] / sdcc / device / non-free / include / pic14 / pic16lf1507.h
blobdda1bddc4d3ce237bddc434dd69a85cbba3a8868
1 /*
2 * This declarations of the PIC16LF1507 MCU.
3 *
4 * This file is part of the GNU PIC library for SDCC, originally
5 * created by Molnar Karoly <molnarkaroly@users.sf.net> 2016.
6 *
7 * This file is generated automatically by the cinc2h.pl, 2016-04-13 17:23:06 UTC.
8 *
9 * SDCC is licensed under the GNU Public license (GPL) v2. Note that
10 * this license covers the code to the compiler and other executables,
11 * but explicitly does not cover any code or objects generated by sdcc.
12 *
13 * For pic device libraries and header files which are derived from
14 * Microchip header (.inc) and linker script (.lkr) files Microchip
15 * requires that "The header files should state that they are only to be
16 * used with authentic Microchip devices" which makes them incompatible
17 * with the GPL. Pic device libraries and header files are located at
18 * non-free/lib and non-free/include directories respectively.
19 * Sdcc should be run with the --use-non-free command line option in
20 * order to include non-free header files and libraries.
21 *
22 * See http://sdcc.sourceforge.net/ for the latest information on sdcc.
23 */
24
25 #ifndef __PIC16LF1507_H__
26 #define __PIC16LF1507_H__
27
28 //==============================================================================
29 //
30 // Register Addresses
31 //
32 //==============================================================================
33
34 #ifndef NO_ADDR_DEFINES
35
36 #define INDF0_ADDR 0x0000
37 #define INDF1_ADDR 0x0001
38 #define PCL_ADDR 0x0002
39 #define STATUS_ADDR 0x0003
40 #define FSR0_ADDR 0x0004
41 #define FSR0L_ADDR 0x0004
42 #define FSR0H_ADDR 0x0005
43 #define FSR1_ADDR 0x0006
44 #define FSR1L_ADDR 0x0006
45 #define FSR1H_ADDR 0x0007
46 #define BSR_ADDR 0x0008
47 #define WREG_ADDR 0x0009
48 #define PCLATH_ADDR 0x000A
49 #define INTCON_ADDR 0x000B
50 #define PORTA_ADDR 0x000C
51 #define PORTB_ADDR 0x000D
52 #define PORTC_ADDR 0x000E
53 #define PIR1_ADDR 0x0011
54 #define PIR2_ADDR 0x0012
55 #define PIR3_ADDR 0x0013
56 #define TMR0_ADDR 0x0015
57 #define TMR1_ADDR 0x0016
58 #define TMR1L_ADDR 0x0016
59 #define TMR1H_ADDR 0x0017
60 #define T1CON_ADDR 0x0018
61 #define T1GCON_ADDR 0x0019
62 #define TMR2_ADDR 0x001A
63 #define PR2_ADDR 0x001B
64 #define T2CON_ADDR 0x001C
65 #define TRISA_ADDR 0x008C
66 #define TRISB_ADDR 0x008D
67 #define TRISC_ADDR 0x008E
68 #define PIE1_ADDR 0x0091
69 #define PIE2_ADDR 0x0092
70 #define PIE3_ADDR 0x0093
71 #define OPTION_REG_ADDR 0x0095
72 #define PCON_ADDR 0x0096
73 #define WDTCON_ADDR 0x0097
74 #define OSCCON_ADDR 0x0099
75 #define OSCSTAT_ADDR 0x009A
76 #define ADRES_ADDR 0x009B
77 #define ADRESL_ADDR 0x009B
78 #define ADRESH_ADDR 0x009C
79 #define ADCON0_ADDR 0x009D
80 #define ADCON1_ADDR 0x009E
81 #define ADCON2_ADDR 0x009F
82 #define LATA_ADDR 0x010C
83 #define LATB_ADDR 0x010D
84 #define LATC_ADDR 0x010E
85 #define BORCON_ADDR 0x0116
86 #define FVRCON_ADDR 0x0117
87 #define APFCON_ADDR 0x011D
88 #define ANSELA_ADDR 0x018C
89 #define ANSELB_ADDR 0x018D
90 #define ANSELC_ADDR 0x018E
91 #define PMADR_ADDR 0x0191
92 #define PMADRL_ADDR 0x0191
93 #define PMADRH_ADDR 0x0192
94 #define PMDAT_ADDR 0x0193
95 #define PMDATL_ADDR 0x0193
96 #define PMDATH_ADDR 0x0194
97 #define PMCON1_ADDR 0x0195
98 #define PMCON2_ADDR 0x0196
99 #define WPUA_ADDR 0x020C
100 #define WPUB_ADDR 0x020D
101 #define IOCAP_ADDR 0x0391
102 #define IOCAN_ADDR 0x0392
103 #define IOCAF_ADDR 0x0393
104 #define IOCBP_ADDR 0x0394
105 #define IOCBN_ADDR 0x0395
106 #define IOCBF_ADDR 0x0396
107 #define NCO1ACC_ADDR 0x0498
108 #define NCO1ACCL_ADDR 0x0498
109 #define NCO1ACCH_ADDR 0x0499
110 #define NCO1ACCU_ADDR 0x049A
111 #define NCO1INC_ADDR 0x049B
112 #define NCO1INCL_ADDR 0x049B
113 #define NCO1INCH_ADDR 0x049C
114 #define NCO1INCU_ADDR 0x049D
115 #define NCO1CON_ADDR 0x049E
116 #define NCO1CLK_ADDR 0x049F
117 #define PWM1DCL_ADDR 0x0611
118 #define PWM1DCH_ADDR 0x0612
119 #define PWM1CON_ADDR 0x0613
120 #define PWM1CON0_ADDR 0x0613
121 #define PWM2DCL_ADDR 0x0614
122 #define PWM2DCH_ADDR 0x0615
123 #define PWM2CON_ADDR 0x0616
124 #define PWM2CON0_ADDR 0x0616
125 #define PWM3DCL_ADDR 0x0617
126 #define PWM3DCH_ADDR 0x0618
127 #define PWM3CON_ADDR 0x0619
128 #define PWM3CON0_ADDR 0x0619
129 #define PWM4DCL_ADDR 0x061A
130 #define PWM4DCH_ADDR 0x061B
131 #define PWM4CON_ADDR 0x061C
132 #define PWM4CON0_ADDR 0x061C
133 #define CWG1DBR_ADDR 0x0691
134 #define CWG1DBF_ADDR 0x0692
135 #define CWG1CON0_ADDR 0x0693
136 #define CWG1CON1_ADDR 0x0694
137 #define CWG1CON2_ADDR 0x0695
138 #define CLCDATA_ADDR 0x0F0F
139 #define CLC1CON_ADDR 0x0F10
140 #define CLC1POL_ADDR 0x0F11
141 #define CLC1SEL0_ADDR 0x0F12
142 #define CLC1SEL1_ADDR 0x0F13
143 #define CLC1GLS0_ADDR 0x0F14
144 #define CLC1GLS1_ADDR 0x0F15
145 #define CLC1GLS2_ADDR 0x0F16
146 #define CLC1GLS3_ADDR 0x0F17
147 #define CLC2CON_ADDR 0x0F18
148 #define CLC2POL_ADDR 0x0F19
149 #define CLC2SEL0_ADDR 0x0F1A
150 #define CLC2SEL1_ADDR 0x0F1B
151 #define CLC2GLS0_ADDR 0x0F1C
152 #define CLC2GLS1_ADDR 0x0F1D
153 #define CLC2GLS2_ADDR 0x0F1E
154 #define CLC2GLS3_ADDR 0x0F1F
155 #define BSR_ICDSHAD_ADDR 0x0FE3
156 #define STATUS_SHAD_ADDR 0x0FE4
157 #define WREG_SHAD_ADDR 0x0FE5
158 #define BSR_SHAD_ADDR 0x0FE6
159 #define PCLATH_SHAD_ADDR 0x0FE7
160 #define FSR0L_SHAD_ADDR 0x0FE8
161 #define FSR0H_SHAD_ADDR 0x0FE9
162 #define FSR1L_SHAD_ADDR 0x0FEA
163 #define FSR1H_SHAD_ADDR 0x0FEB
164 #define STKPTR_ADDR 0x0FED
165 #define TOSL_ADDR 0x0FEE
166 #define TOSH_ADDR 0x0FEF
167
168 #endif // #ifndef NO_ADDR_DEFINES
169
170 //==============================================================================
171 //
172 // Register Definitions
173 //
174 //==============================================================================
175
176 extern __at(0x0000) __sfr INDF0;
177 extern __at(0x0001) __sfr INDF1;
178 extern __at(0x0002) __sfr PCL;
179
180 //==============================================================================
181 // STATUS Bits
182
183 extern __at(0x0003) __sfr STATUS;
184
185 typedef struct
186 {
187 unsigned C : 1;
188 unsigned DC : 1;
189 unsigned Z : 1;
190 unsigned NOT_PD : 1;
191 unsigned NOT_TO : 1;
192 unsigned : 1;
193 unsigned : 1;
194 unsigned : 1;
195 } __STATUSbits_t;
196
197 extern __at(0x0003) volatile __STATUSbits_t STATUSbits;
198
199 #define _C 0x01
200 #define _DC 0x02
201 #define _Z 0x04
202 #define _NOT_PD 0x08
203 #define _NOT_TO 0x10
204
205 //==============================================================================
206
207 extern __at(0x0004) __sfr FSR0;
208 extern __at(0x0004) __sfr FSR0L;
209 extern __at(0x0005) __sfr FSR0H;
210 extern __at(0x0006) __sfr FSR1;
211 extern __at(0x0006) __sfr FSR1L;
212 extern __at(0x0007) __sfr FSR1H;
213
214 //==============================================================================
215 // BSR Bits
216
217 extern __at(0x0008) __sfr BSR;
218
219 typedef union
220 {
221 struct
222 {
223 unsigned BSR0 : 1;
224 unsigned BSR1 : 1;
225 unsigned BSR2 : 1;
226 unsigned BSR3 : 1;
227 unsigned BSR4 : 1;
228 unsigned : 1;
229 unsigned : 1;
230 unsigned : 1;
231 };
232
233 struct
234 {
235 unsigned BSR : 5;
236 unsigned : 3;
237 };
238 } __BSRbits_t;
239
240 extern __at(0x0008) volatile __BSRbits_t BSRbits;
241
242 #define _BSR0 0x01
243 #define _BSR1 0x02
244 #define _BSR2 0x04
245 #define _BSR3 0x08
246 #define _BSR4 0x10
247
248 //==============================================================================
249
250 extern __at(0x0009) __sfr WREG;
251 extern __at(0x000A) __sfr PCLATH;
252
253 //==============================================================================
254 // INTCON Bits
255
256 extern __at(0x000B) __sfr INTCON;
257
258 typedef union
259 {
260 struct
261 {
262 unsigned IOCIF : 1;
263 unsigned INTF : 1;
264 unsigned TMR0IF : 1;
265 unsigned IOCIE : 1;
266 unsigned INTE : 1;
267 unsigned TMR0IE : 1;
268 unsigned PEIE : 1;
269 unsigned GIE : 1;
270 };
271
272 struct
273 {
274 unsigned : 1;
275 unsigned : 1;
276 unsigned T0IF : 1;
277 unsigned : 1;
278 unsigned : 1;
279 unsigned T0IE : 1;
280 unsigned : 1;
281 unsigned : 1;
282 };
283 } __INTCONbits_t;
284
285 extern __at(0x000B) volatile __INTCONbits_t INTCONbits;
286
287 #define _IOCIF 0x01
288 #define _INTF 0x02
289 #define _TMR0IF 0x04
290 #define _T0IF 0x04
291 #define _IOCIE 0x08
292 #define _INTE 0x10
293 #define _TMR0IE 0x20
294 #define _T0IE 0x20
295 #define _PEIE 0x40
296 #define _GIE 0x80
297
298 //==============================================================================
299
300
301 //==============================================================================
302 // PORTA Bits
303
304 extern __at(0x000C) __sfr PORTA;
305
306 typedef union
307 {
308 struct
309 {
310 unsigned RA0 : 1;
311 unsigned RA1 : 1;
312 unsigned RA2 : 1;
313 unsigned RA3 : 1;
314 unsigned RA4 : 1;
315 unsigned RA5 : 1;
316 unsigned : 1;
317 unsigned : 1;
318 };
319
320 struct
321 {
322 unsigned RA : 6;
323 unsigned : 2;
324 };
325 } __PORTAbits_t;
326
327 extern __at(0x000C) volatile __PORTAbits_t PORTAbits;
328
329 #define _RA0 0x01
330 #define _RA1 0x02
331 #define _RA2 0x04
332 #define _RA3 0x08
333 #define _RA4 0x10
334 #define _RA5 0x20
335
336 //==============================================================================
337
338
339 //==============================================================================
340 // PORTB Bits
341
342 extern __at(0x000D) __sfr PORTB;
343
344 typedef struct
345 {
346 unsigned : 1;
347 unsigned : 1;
348 unsigned : 1;
349 unsigned : 1;
350 unsigned RB4 : 1;
351 unsigned RB5 : 1;
352 unsigned RB6 : 1;
353 unsigned RB7 : 1;
354 } __PORTBbits_t;
355
356 extern __at(0x000D) volatile __PORTBbits_t PORTBbits;
357
358 #define _RB4 0x10
359 #define _RB5 0x20
360 #define _RB6 0x40
361 #define _RB7 0x80
362
363 //==============================================================================
364
365
366 //==============================================================================
367 // PORTC Bits
368
369 extern __at(0x000E) __sfr PORTC;
370
371 typedef struct
372 {
373 unsigned RC0 : 1;
374 unsigned RC1 : 1;
375 unsigned RC2 : 1;
376 unsigned RC3 : 1;
377 unsigned RC4 : 1;
378 unsigned RC5 : 1;
379 unsigned RC6 : 1;
380 unsigned RC7 : 1;
381 } __PORTCbits_t;
382
383 extern __at(0x000E) volatile __PORTCbits_t PORTCbits;
384
385 #define _RC0 0x01
386 #define _RC1 0x02
387 #define _RC2 0x04
388 #define _RC3 0x08
389 #define _RC4 0x10
390 #define _RC5 0x20
391 #define _RC6 0x40
392 #define _RC7 0x80
393
394 //==============================================================================
395
396
397 //==============================================================================
398 // PIR1 Bits
399
400 extern __at(0x0011) __sfr PIR1;
401
402 typedef struct
403 {
404 unsigned TMR1IF : 1;
405 unsigned TMR2IF : 1;
406 unsigned : 1;
407 unsigned : 1;
408 unsigned : 1;
409 unsigned : 1;
410 unsigned ADIF : 1;
411 unsigned TMR1GIF : 1;
412 } __PIR1bits_t;
413
414 extern __at(0x0011) volatile __PIR1bits_t PIR1bits;
415
416 #define _TMR1IF 0x01
417 #define _TMR2IF 0x02
418 #define _ADIF 0x40
419 #define _TMR1GIF 0x80
420
421 //==============================================================================
422
423
424 //==============================================================================
425 // PIR2 Bits
426
427 extern __at(0x0012) __sfr PIR2;
428
429 typedef struct
430 {
431 unsigned : 1;
432 unsigned : 1;
433 unsigned NCO1IF : 1;
434 unsigned : 1;
435 unsigned : 1;
436 unsigned : 1;
437 unsigned : 1;
438 unsigned : 1;
439 } __PIR2bits_t;
440
441 extern __at(0x0012) volatile __PIR2bits_t PIR2bits;
442
443 #define _NCO1IF 0x04
444
445 //==============================================================================
446
447
448 //==============================================================================
449 // PIR3 Bits
450
451 extern __at(0x0013) __sfr PIR3;
452
453 typedef struct
454 {
455 unsigned CLC1IF : 1;
456 unsigned CLC2IF : 1;
457 unsigned : 1;
458 unsigned : 1;
459 unsigned : 1;
460 unsigned : 1;
461 unsigned : 1;
462 unsigned : 1;
463 } __PIR3bits_t;
464
465 extern __at(0x0013) volatile __PIR3bits_t PIR3bits;
466
467 #define _CLC1IF 0x01
468 #define _CLC2IF 0x02
469
470 //==============================================================================
471
472 extern __at(0x0015) __sfr TMR0;
473 extern __at(0x0016) __sfr TMR1;
474 extern __at(0x0016) __sfr TMR1L;
475 extern __at(0x0017) __sfr TMR1H;
476
477 //==============================================================================
478 // T1CON Bits
479
480 extern __at(0x0018) __sfr T1CON;
481
482 typedef union
483 {
484 struct
485 {
486 unsigned TMR1ON : 1;
487 unsigned : 1;
488 unsigned NOT_T1SYNC : 1;
489 unsigned T1OSCEN : 1;
490 unsigned T1CKPS0 : 1;
491 unsigned T1CKPS1 : 1;
492 unsigned TMR1CS0 : 1;
493 unsigned TMR1CS1 : 1;
494 };
495
496 struct
497 {
498 unsigned : 4;
499 unsigned T1CKPS : 2;
500 unsigned : 2;
501 };
502
503 struct
504 {
505 unsigned : 6;
506 unsigned TMR1CS : 2;
507 };
508 } __T1CONbits_t;
509
510 extern __at(0x0018) volatile __T1CONbits_t T1CONbits;
511
512 #define _TMR1ON 0x01
513 #define _NOT_T1SYNC 0x04
514 #define _T1OSCEN 0x08
515 #define _T1CKPS0 0x10
516 #define _T1CKPS1 0x20
517 #define _TMR1CS0 0x40
518 #define _TMR1CS1 0x80
519
520 //==============================================================================
521
522
523 //==============================================================================
524 // T1GCON Bits
525
526 extern __at(0x0019) __sfr T1GCON;
527
528 typedef union
529 {
530 struct
531 {
532 unsigned T1GSS0 : 1;
533 unsigned T1GSS1 : 1;
534 unsigned T1GVAL : 1;
535 unsigned T1GGO_NOT_DONE : 1;
536 unsigned T1GSPM : 1;
537 unsigned T1GTM : 1;
538 unsigned T1GPOL : 1;
539 unsigned TMR1GE : 1;
540 };
541
542 struct
543 {
544 unsigned T1GSS : 2;
545 unsigned : 6;
546 };
547 } __T1GCONbits_t;
548
549 extern __at(0x0019) volatile __T1GCONbits_t T1GCONbits;
550
551 #define _T1GSS0 0x01
552 #define _T1GSS1 0x02
553 #define _T1GVAL 0x04
554 #define _T1GGO_NOT_DONE 0x08
555 #define _T1GSPM 0x10
556 #define _T1GTM 0x20
557 #define _T1GPOL 0x40
558 #define _TMR1GE 0x80
559
560 //==============================================================================
561
562 extern __at(0x001A) __sfr TMR2;
563 extern __at(0x001B) __sfr PR2;
564
565 //==============================================================================
566 // T2CON Bits
567
568 extern __at(0x001C) __sfr T2CON;
569
570 typedef union
571 {
572 struct
573 {
574 unsigned T2CKPS0 : 1;
575 unsigned T2CKPS1 : 1;
576 unsigned TMR2ON : 1;
577 unsigned TOUTPS0 : 1;
578 unsigned TOUTPS1 : 1;
579 unsigned TOUTPS2 : 1;
580 unsigned TOUTPS3 : 1;
581 unsigned : 1;
582 };
583
584 struct
585 {
586 unsigned T2CKPS : 2;
587 unsigned : 6;
588 };
589
590 struct
591 {
592 unsigned : 3;
593 unsigned TOUTPS : 4;
594 unsigned : 1;
595 };
596 } __T2CONbits_t;
597
598 extern __at(0x001C) volatile __T2CONbits_t T2CONbits;
599
600 #define _T2CKPS0 0x01
601 #define _T2CKPS1 0x02
602 #define _TMR2ON 0x04
603 #define _TOUTPS0 0x08
604 #define _TOUTPS1 0x10
605 #define _TOUTPS2 0x20
606 #define _TOUTPS3 0x40
607
608 //==============================================================================
609
610
611 //==============================================================================
612 // TRISA Bits
613
614 extern __at(0x008C) __sfr TRISA;
615
616 typedef union
617 {
618 struct
619 {
620 unsigned TRISA0 : 1;
621 unsigned TRISA1 : 1;
622 unsigned TRISA2 : 1;
623 unsigned TRISA3 : 1;
624 unsigned TRISA4 : 1;
625 unsigned TRISA5 : 1;
626 unsigned : 1;
627 unsigned : 1;
628 };
629
630 struct
631 {
632 unsigned TRISA : 6;
633 unsigned : 2;
634 };
635 } __TRISAbits_t;
636
637 extern __at(0x008C) volatile __TRISAbits_t TRISAbits;
638
639 #define _TRISA0 0x01
640 #define _TRISA1 0x02
641 #define _TRISA2 0x04
642 #define _TRISA3 0x08
643 #define _TRISA4 0x10
644 #define _TRISA5 0x20
645
646 //==============================================================================
647
648
649 //==============================================================================
650 // TRISB Bits
651
652 extern __at(0x008D) __sfr TRISB;
653
654 typedef struct
655 {
656 unsigned : 1;
657 unsigned : 1;
658 unsigned : 1;
659 unsigned : 1;
660 unsigned TRISB4 : 1;
661 unsigned TRISB5 : 1;
662 unsigned TRISB6 : 1;
663 unsigned TRISB7 : 1;
664 } __TRISBbits_t;
665
666 extern __at(0x008D) volatile __TRISBbits_t TRISBbits;
667
668 #define _TRISB4 0x10
669 #define _TRISB5 0x20
670 #define _TRISB6 0x40
671 #define _TRISB7 0x80
672
673 //==============================================================================
674
675
676 //==============================================================================
677 // TRISC Bits
678
679 extern __at(0x008E) __sfr TRISC;
680
681 typedef struct
682 {
683 unsigned TRISC0 : 1;
684 unsigned TRISC1 : 1;
685 unsigned TRISC2 : 1;
686 unsigned TRISC3 : 1;
687 unsigned TRISC4 : 1;
688 unsigned TRISC5 : 1;
689 unsigned TRISC6 : 1;
690 unsigned TRISC7 : 1;
691 } __TRISCbits_t;
692
693 extern __at(0x008E) volatile __TRISCbits_t TRISCbits;
694
695 #define _TRISC0 0x01
696 #define _TRISC1 0x02
697 #define _TRISC2 0x04
698 #define _TRISC3 0x08
699 #define _TRISC4 0x10
700 #define _TRISC5 0x20
701 #define _TRISC6 0x40
702 #define _TRISC7 0x80
703
704 //==============================================================================
705
706
707 //==============================================================================
708 // PIE1 Bits
709
710 extern __at(0x0091) __sfr PIE1;
711
712 typedef struct
713 {
714 unsigned TMR1IE : 1;
715 unsigned TMR2IE : 1;
716 unsigned : 1;
717 unsigned : 1;
718 unsigned : 1;
719 unsigned : 1;
720 unsigned ADIE : 1;
721 unsigned TMR1GIE : 1;
722 } __PIE1bits_t;
723
724 extern __at(0x0091) volatile __PIE1bits_t PIE1bits;
725
726 #define _TMR1IE 0x01
727 #define _TMR2IE 0x02
728 #define _ADIE 0x40
729 #define _TMR1GIE 0x80
730
731 //==============================================================================
732
733
734 //==============================================================================
735 // PIE2 Bits
736
737 extern __at(0x0092) __sfr PIE2;
738
739 typedef struct
740 {
741 unsigned : 1;
742 unsigned : 1;
743 unsigned NCO1IE : 1;
744 unsigned : 1;
745 unsigned : 1;
746 unsigned : 1;
747 unsigned : 1;
748 unsigned : 1;
749 } __PIE2bits_t;
750
751 extern __at(0x0092) volatile __PIE2bits_t PIE2bits;
752
753 #define _NCO1IE 0x04
754
755 //==============================================================================
756
757
758 //==============================================================================
759 // PIE3 Bits
760
761 extern __at(0x0093) __sfr PIE3;
762
763 typedef struct
764 {
765 unsigned CLC1IE : 1;
766 unsigned CLC2IE : 1;
767 unsigned : 1;
768 unsigned : 1;
769 unsigned : 1;
770 unsigned : 1;
771 unsigned : 1;
772 unsigned : 1;
773 } __PIE3bits_t;
774
775 extern __at(0x0093) volatile __PIE3bits_t PIE3bits;
776
777 #define _CLC1IE 0x01
778 #define _CLC2IE 0x02
779
780 //==============================================================================
781
782
783 //==============================================================================
784 // OPTION_REG Bits
785
786 extern __at(0x0095) __sfr OPTION_REG;
787
788 typedef union
789 {
790 struct
791 {
792 unsigned PS0 : 1;
793 unsigned PS1 : 1;
794 unsigned PS2 : 1;
795 unsigned PSA : 1;
796 unsigned TMR0SE : 1;
797 unsigned TMR0CS : 1;
798 unsigned INTEDG : 1;
799 unsigned NOT_WPUEN : 1;
800 };
801
802 struct
803 {
804 unsigned : 1;
805 unsigned : 1;
806 unsigned : 1;
807 unsigned : 1;
808 unsigned T0SE : 1;
809 unsigned T0CS : 1;
810 unsigned : 1;
811 unsigned : 1;
812 };
813
814 struct
815 {
816 unsigned PS : 3;
817 unsigned : 5;
818 };
819 } __OPTION_REGbits_t;
820
821 extern __at(0x0095) volatile __OPTION_REGbits_t OPTION_REGbits;
822
823 #define _PS0 0x01
824 #define _PS1 0x02
825 #define _PS2 0x04
826 #define _PSA 0x08
827 #define _TMR0SE 0x10
828 #define _T0SE 0x10
829 #define _TMR0CS 0x20
830 #define _T0CS 0x20
831 #define _INTEDG 0x40
832 #define _NOT_WPUEN 0x80
833
834 //==============================================================================
835
836
837 //==============================================================================
838 // PCON Bits
839
840 extern __at(0x0096) __sfr PCON;
841
842 typedef struct
843 {
844 unsigned NOT_BOR : 1;
845 unsigned NOT_POR : 1;
846 unsigned NOT_RI : 1;
847 unsigned NOT_RMCLR : 1;
848 unsigned NOT_RWDT : 1;
849 unsigned : 1;
850 unsigned STKUNF : 1;
851 unsigned STKOVF : 1;
852 } __PCONbits_t;
853
854 extern __at(0x0096) volatile __PCONbits_t PCONbits;
855
856 #define _NOT_BOR 0x01
857 #define _NOT_POR 0x02
858 #define _NOT_RI 0x04
859 #define _NOT_RMCLR 0x08
860 #define _NOT_RWDT 0x10
861 #define _STKUNF 0x40
862 #define _STKOVF 0x80
863
864 //==============================================================================
865
866
867 //==============================================================================
868 // WDTCON Bits
869
870 extern __at(0x0097) __sfr WDTCON;
871
872 typedef union
873 {
874 struct
875 {
876 unsigned SWDTEN : 1;
877 unsigned WDTPS0 : 1;
878 unsigned WDTPS1 : 1;
879 unsigned WDTPS2 : 1;
880 unsigned WDTPS3 : 1;
881 unsigned WDTPS4 : 1;
882 unsigned : 1;
883 unsigned : 1;
884 };
885
886 struct
887 {
888 unsigned : 1;
889 unsigned WDTPS : 5;
890 unsigned : 2;
891 };
892 } __WDTCONbits_t;
893
894 extern __at(0x0097) volatile __WDTCONbits_t WDTCONbits;
895
896 #define _SWDTEN 0x01
897 #define _WDTPS0 0x02
898 #define _WDTPS1 0x04
899 #define _WDTPS2 0x08
900 #define _WDTPS3 0x10
901 #define _WDTPS4 0x20
902
903 //==============================================================================
904
905
906 //==============================================================================
907 // OSCCON Bits
908
909 extern __at(0x0099) __sfr OSCCON;
910
911 typedef union
912 {
913 struct
914 {
915 unsigned SCS0 : 1;
916 unsigned SCS1 : 1;
917 unsigned : 1;
918 unsigned IRCF0 : 1;
919 unsigned IRCF1 : 1;
920 unsigned IRCF2 : 1;
921 unsigned IRCF3 : 1;
922 unsigned : 1;
923 };
924
925 struct
926 {
927 unsigned SCS : 2;
928 unsigned : 6;
929 };
930
931 struct
932 {
933 unsigned : 3;
934 unsigned IRCF : 4;
935 unsigned : 1;
936 };
937 } __OSCCONbits_t;
938
939 extern __at(0x0099) volatile __OSCCONbits_t OSCCONbits;
940
941 #define _SCS0 0x01
942 #define _SCS1 0x02
943 #define _IRCF0 0x08
944 #define _IRCF1 0x10
945 #define _IRCF2 0x20
946 #define _IRCF3 0x40
947
948 //==============================================================================
949
950
951 //==============================================================================
952 // OSCSTAT Bits
953
954 extern __at(0x009A) __sfr OSCSTAT;
955
956 typedef struct
957 {
958 unsigned HFIOFS : 1;
959 unsigned LFIOFR : 1;
960 unsigned : 1;
961 unsigned : 1;
962 unsigned HFIOFR : 1;
963 unsigned OSTS : 1;
964 unsigned : 1;
965 unsigned SOSCR : 1;
966 } __OSCSTATbits_t;
967
968 extern __at(0x009A) volatile __OSCSTATbits_t OSCSTATbits;
969
970 #define _HFIOFS 0x01
971 #define _LFIOFR 0x02
972 #define _HFIOFR 0x10
973 #define _OSTS 0x20
974 #define _SOSCR 0x80
975
976 //==============================================================================
977
978 extern __at(0x009B) __sfr ADRES;
979 extern __at(0x009B) __sfr ADRESL;
980 extern __at(0x009C) __sfr ADRESH;
981
982 //==============================================================================
983 // ADCON0 Bits
984
985 extern __at(0x009D) __sfr ADCON0;
986
987 typedef union
988 {
989 struct
990 {
991 unsigned ADON : 1;
992 unsigned GO_NOT_DONE : 1;
993 unsigned CHS0 : 1;
994 unsigned CHS1 : 1;
995 unsigned CHS2 : 1;
996 unsigned CHS3 : 1;
997 unsigned CHS4 : 1;
998 unsigned : 1;
999 };
1000
1001 struct
1002 {
1003 unsigned : 1;
1004 unsigned ADGO : 1;
1005 unsigned : 1;
1006 unsigned : 1;
1007 unsigned : 1;
1008 unsigned : 1;
1009 unsigned : 1;
1010 unsigned : 1;
1011 };
1012
1013 struct
1014 {
1015 unsigned : 1;
1016 unsigned GO : 1;
1017 unsigned : 1;
1018 unsigned : 1;
1019 unsigned : 1;
1020 unsigned : 1;
1021 unsigned : 1;
1022 unsigned : 1;
1023 };
1024
1025 struct
1026 {
1027 unsigned : 2;
1028 unsigned CHS : 5;
1029 unsigned : 1;
1030 };
1031 } __ADCON0bits_t;
1032
1033 extern __at(0x009D) volatile __ADCON0bits_t ADCON0bits;
1034
1035 #define _ADON 0x01
1036 #define _GO_NOT_DONE 0x02
1037 #define _ADGO 0x02
1038 #define _GO 0x02
1039 #define _CHS0 0x04
1040 #define _CHS1 0x08
1041 #define _CHS2 0x10
1042 #define _CHS3 0x20
1043 #define _CHS4 0x40
1044
1045 //==============================================================================
1046
1047
1048 //==============================================================================
1049 // ADCON1 Bits
1050
1051 extern __at(0x009E) __sfr ADCON1;
1052
1053 typedef union
1054 {
1055 struct
1056 {
1057 unsigned ADPREF0 : 1;
1058 unsigned ADPREF1 : 1;
1059 unsigned : 1;
1060 unsigned : 1;
1061 unsigned ADCS0 : 1;
1062 unsigned ADCS1 : 1;
1063 unsigned ADCS2 : 1;
1064 unsigned ADFM : 1;
1065 };
1066
1067 struct
1068 {
1069 unsigned ADPREF : 2;
1070 unsigned : 6;
1071 };
1072
1073 struct
1074 {
1075 unsigned : 4;
1076 unsigned ADCS : 3;
1077 unsigned : 1;
1078 };
1079 } __ADCON1bits_t;
1080
1081 extern __at(0x009E) volatile __ADCON1bits_t ADCON1bits;
1082
1083 #define _ADPREF0 0x01
1084 #define _ADPREF1 0x02
1085 #define _ADCS0 0x10
1086 #define _ADCS1 0x20
1087 #define _ADCS2 0x40
1088 #define _ADFM 0x80
1089
1090 //==============================================================================
1091
1092
1093 //==============================================================================
1094 // ADCON2 Bits
1095
1096 extern __at(0x009F) __sfr ADCON2;
1097
1098 typedef union
1099 {
1100 struct
1101 {
1102 unsigned : 1;
1103 unsigned : 1;
1104 unsigned : 1;
1105 unsigned : 1;
1106 unsigned TRIGSEL0 : 1;
1107 unsigned TRIGSEL1 : 1;
1108 unsigned TRIGSEL2 : 1;
1109 unsigned TRIGSEL3 : 1;
1110 };
1111
1112 struct
1113 {
1114 unsigned : 4;
1115 unsigned TRIGSEL : 4;
1116 };
1117 } __ADCON2bits_t;
1118
1119 extern __at(0x009F) volatile __ADCON2bits_t ADCON2bits;
1120
1121 #define _TRIGSEL0 0x10
1122 #define _TRIGSEL1 0x20
1123 #define _TRIGSEL2 0x40
1124 #define _TRIGSEL3 0x80
1125
1126 //==============================================================================
1127
1128
1129 //==============================================================================
1130 // LATA Bits
1131
1132 extern __at(0x010C) __sfr LATA;
1133
1134 typedef struct
1135 {
1136 unsigned LATA0 : 1;
1137 unsigned LATA1 : 1;
1138 unsigned LATA2 : 1;
1139 unsigned : 1;
1140 unsigned LATA4 : 1;
1141 unsigned LATA5 : 1;
1142 unsigned : 1;
1143 unsigned : 1;
1144 } __LATAbits_t;
1145
1146 extern __at(0x010C) volatile __LATAbits_t LATAbits;
1147
1148 #define _LATA0 0x01
1149 #define _LATA1 0x02
1150 #define _LATA2 0x04
1151 #define _LATA4 0x10
1152 #define _LATA5 0x20
1153
1154 //==============================================================================
1155
1156
1157 //==============================================================================
1158 // LATB Bits
1159
1160 extern __at(0x010D) __sfr LATB;
1161
1162 typedef struct
1163 {
1164 unsigned : 1;
1165 unsigned : 1;
1166 unsigned : 1;
1167 unsigned : 1;
1168 unsigned LATB4 : 1;
1169 unsigned LATB5 : 1;
1170 unsigned LATB6 : 1;
1171 unsigned LATB7 : 1;
1172 } __LATBbits_t;
1173
1174 extern __at(0x010D) volatile __LATBbits_t LATBbits;
1175
1176 #define _LATB4 0x10
1177 #define _LATB5 0x20
1178 #define _LATB6 0x40
1179 #define _LATB7 0x80
1180
1181 //==============================================================================
1182
1183
1184 //==============================================================================
1185 // LATC Bits
1186
1187 extern __at(0x010E) __sfr LATC;
1188
1189 typedef struct
1190 {
1191 unsigned LATC0 : 1;
1192 unsigned LATC1 : 1;
1193 unsigned LATC2 : 1;
1194 unsigned LATC3 : 1;
1195 unsigned LATC4 : 1;
1196 unsigned LATC5 : 1;
1197 unsigned LATC6 : 1;
1198 unsigned LATC7 : 1;
1199 } __LATCbits_t;
1200
1201 extern __at(0x010E) volatile __LATCbits_t LATCbits;
1202
1203 #define _LATC0 0x01
1204 #define _LATC1 0x02
1205 #define _LATC2 0x04
1206 #define _LATC3 0x08
1207 #define _LATC4 0x10
1208 #define _LATC5 0x20
1209 #define _LATC6 0x40
1210 #define _LATC7 0x80
1211
1212 //==============================================================================
1213
1214
1215 //==============================================================================
1216 // BORCON Bits
1217
1218 extern __at(0x0116) __sfr BORCON;
1219
1220 typedef struct
1221 {
1222 unsigned BORRDY : 1;
1223 unsigned : 1;
1224 unsigned : 1;
1225 unsigned : 1;
1226 unsigned : 1;
1227 unsigned : 1;
1228 unsigned BORFS : 1;
1229 unsigned SBOREN : 1;
1230 } __BORCONbits_t;
1231
1232 extern __at(0x0116) volatile __BORCONbits_t BORCONbits;
1233
1234 #define _BORRDY 0x01
1235 #define _BORFS 0x40
1236 #define _SBOREN 0x80
1237
1238 //==============================================================================
1239
1240
1241 //==============================================================================
1242 // FVRCON Bits
1243
1244 extern __at(0x0117) __sfr FVRCON;
1245
1246 typedef union
1247 {
1248 struct
1249 {
1250 unsigned ADFVR0 : 1;
1251 unsigned ADFVR1 : 1;
1252 unsigned : 1;
1253 unsigned : 1;
1254 unsigned TSRNG : 1;
1255 unsigned TSEN : 1;
1256 unsigned FVRRDY : 1;
1257 unsigned FVREN : 1;
1258 };
1259
1260 struct
1261 {
1262 unsigned ADFVR : 2;
1263 unsigned : 6;
1264 };
1265 } __FVRCONbits_t;
1266
1267 extern __at(0x0117) volatile __FVRCONbits_t FVRCONbits;
1268
1269 #define _ADFVR0 0x01
1270 #define _ADFVR1 0x02
1271 #define _TSRNG 0x10
1272 #define _TSEN 0x20
1273 #define _FVRRDY 0x40
1274 #define _FVREN 0x80
1275
1276 //==============================================================================
1277
1278
1279 //==============================================================================
1280 // APFCON Bits
1281
1282 extern __at(0x011D) __sfr APFCON;
1283
1284 typedef struct
1285 {
1286 unsigned NCO1SEL : 1;
1287 unsigned CLC1SEL : 1;
1288 unsigned : 1;
1289 unsigned : 1;
1290 unsigned : 1;
1291 unsigned : 1;
1292 unsigned : 1;
1293 unsigned : 1;
1294 } __APFCONbits_t;
1295
1296 extern __at(0x011D) volatile __APFCONbits_t APFCONbits;
1297
1298 #define _NCO1SEL 0x01
1299 #define _CLC1SEL 0x02
1300
1301 //==============================================================================
1302
1303
1304 //==============================================================================
1305 // ANSELA Bits
1306
1307 extern __at(0x018C) __sfr ANSELA;
1308
1309 typedef struct
1310 {
1311 unsigned ANSA0 : 1;
1312 unsigned ANSA1 : 1;
1313 unsigned ANSA2 : 1;
1314 unsigned : 1;
1315 unsigned ANSA4 : 1;
1316 unsigned : 1;
1317 unsigned : 1;
1318 unsigned : 1;
1319 } __ANSELAbits_t;
1320
1321 extern __at(0x018C) volatile __ANSELAbits_t ANSELAbits;
1322
1323 #define _ANSA0 0x01
1324 #define _ANSA1 0x02
1325 #define _ANSA2 0x04
1326 #define _ANSA4 0x10
1327
1328 //==============================================================================
1329
1330
1331 //==============================================================================
1332 // ANSELB Bits
1333
1334 extern __at(0x018D) __sfr ANSELB;
1335
1336 typedef struct
1337 {
1338 unsigned : 1;
1339 unsigned : 1;
1340 unsigned : 1;
1341 unsigned : 1;
1342 unsigned ANSB4 : 1;
1343 unsigned ANSB5 : 1;
1344 unsigned : 1;
1345 unsigned : 1;
1346 } __ANSELBbits_t;
1347
1348 extern __at(0x018D) volatile __ANSELBbits_t ANSELBbits;
1349
1350 #define _ANSB4 0x10
1351 #define _ANSB5 0x20
1352
1353 //==============================================================================
1354
1355
1356 //==============================================================================
1357 // ANSELC Bits
1358
1359 extern __at(0x018E) __sfr ANSELC;
1360
1361 typedef struct
1362 {
1363 unsigned ANSC0 : 1;
1364 unsigned ANSC1 : 1;
1365 unsigned ANSC2 : 1;
1366 unsigned ANSC3 : 1;
1367 unsigned : 1;
1368 unsigned : 1;
1369 unsigned ANSC6 : 1;
1370 unsigned ANSC7 : 1;
1371 } __ANSELCbits_t;
1372
1373 extern __at(0x018E) volatile __ANSELCbits_t ANSELCbits;
1374
1375 #define _ANSC0 0x01
1376 #define _ANSC1 0x02
1377 #define _ANSC2 0x04
1378 #define _ANSC3 0x08
1379 #define _ANSC6 0x40
1380 #define _ANSC7 0x80
1381
1382 //==============================================================================
1383
1384 extern __at(0x0191) __sfr PMADR;
1385 extern __at(0x0191) __sfr PMADRL;
1386 extern __at(0x0192) __sfr PMADRH;
1387 extern __at(0x0193) __sfr PMDAT;
1388 extern __at(0x0193) __sfr PMDATL;
1389 extern __at(0x0194) __sfr PMDATH;
1390
1391 //==============================================================================
1392 // PMCON1 Bits
1393
1394 extern __at(0x0195) __sfr PMCON1;
1395
1396 typedef struct
1397 {
1398 unsigned RD : 1;
1399 unsigned WR : 1;
1400 unsigned WREN : 1;
1401 unsigned WRERR : 1;
1402 unsigned FREE : 1;
1403 unsigned LWLO : 1;
1404 unsigned CFGS : 1;
1405 unsigned : 1;
1406 } __PMCON1bits_t;
1407
1408 extern __at(0x0195) volatile __PMCON1bits_t PMCON1bits;
1409
1410 #define _RD 0x01
1411 #define _WR 0x02
1412 #define _WREN 0x04
1413 #define _WRERR 0x08
1414 #define _FREE 0x10
1415 #define _LWLO 0x20
1416 #define _CFGS 0x40
1417
1418 //==============================================================================
1419
1420 extern __at(0x0196) __sfr PMCON2;
1421
1422 //==============================================================================
1423 // WPUA Bits
1424
1425 extern __at(0x020C) __sfr WPUA;
1426
1427 typedef union
1428 {
1429 struct
1430 {
1431 unsigned WPUA0 : 1;
1432 unsigned WPUA1 : 1;
1433 unsigned WPUA2 : 1;
1434 unsigned WPUA3 : 1;
1435 unsigned WPUA4 : 1;
1436 unsigned WPUA5 : 1;
1437 unsigned : 1;
1438 unsigned : 1;
1439 };
1440
1441 struct
1442 {
1443 unsigned WPUA : 6;
1444 unsigned : 2;
1445 };
1446 } __WPUAbits_t;
1447
1448 extern __at(0x020C) volatile __WPUAbits_t WPUAbits;
1449
1450 #define _WPUA0 0x01
1451 #define _WPUA1 0x02
1452 #define _WPUA2 0x04
1453 #define _WPUA3 0x08
1454 #define _WPUA4 0x10
1455 #define _WPUA5 0x20
1456
1457 //==============================================================================
1458
1459
1460 //==============================================================================
1461 // WPUB Bits
1462
1463 extern __at(0x020D) __sfr WPUB;
1464
1465 typedef struct
1466 {
1467 unsigned : 1;
1468 unsigned : 1;
1469 unsigned : 1;
1470 unsigned : 1;
1471 unsigned WPUB4 : 1;
1472 unsigned WPUB5 : 1;
1473 unsigned WPUB6 : 1;
1474 unsigned WPUB7 : 1;
1475 } __WPUBbits_t;
1476
1477 extern __at(0x020D) volatile __WPUBbits_t WPUBbits;
1478
1479 #define _WPUB4 0x10
1480 #define _WPUB5 0x20
1481 #define _WPUB6 0x40
1482 #define _WPUB7 0x80
1483
1484 //==============================================================================
1485
1486
1487 //==============================================================================
1488 // IOCAP Bits
1489
1490 extern __at(0x0391) __sfr IOCAP;
1491
1492 typedef union
1493 {
1494 struct
1495 {
1496 unsigned IOCAP0 : 1;
1497 unsigned IOCAP1 : 1;
1498 unsigned IOCAP2 : 1;
1499 unsigned IOCAP3 : 1;
1500 unsigned IOCAP4 : 1;
1501 unsigned IOCAP5 : 1;
1502 unsigned : 1;
1503 unsigned : 1;
1504 };
1505
1506 struct
1507 {
1508 unsigned IOCAP : 6;
1509 unsigned : 2;
1510 };
1511 } __IOCAPbits_t;
1512
1513 extern __at(0x0391) volatile __IOCAPbits_t IOCAPbits;
1514
1515 #define _IOCAP0 0x01
1516 #define _IOCAP1 0x02
1517 #define _IOCAP2 0x04
1518 #define _IOCAP3 0x08
1519 #define _IOCAP4 0x10
1520 #define _IOCAP5 0x20
1521
1522 //==============================================================================
1523
1524
1525 //==============================================================================
1526 // IOCAN Bits
1527
1528 extern __at(0x0392) __sfr IOCAN;
1529
1530 typedef union
1531 {
1532 struct
1533 {
1534 unsigned IOCAN0 : 1;
1535 unsigned IOCAN1 : 1;
1536 unsigned IOCAN2 : 1;
1537 unsigned IOCAN3 : 1;
1538 unsigned IOCAN4 : 1;
1539 unsigned IOCAN5 : 1;
1540 unsigned : 1;
1541 unsigned : 1;
1542 };
1543
1544 struct
1545 {
1546 unsigned IOCAN : 6;
1547 unsigned : 2;
1548 };
1549 } __IOCANbits_t;
1550
1551 extern __at(0x0392) volatile __IOCANbits_t IOCANbits;
1552
1553 #define _IOCAN0 0x01
1554 #define _IOCAN1 0x02
1555 #define _IOCAN2 0x04
1556 #define _IOCAN3 0x08
1557 #define _IOCAN4 0x10
1558 #define _IOCAN5 0x20
1559
1560 //==============================================================================
1561
1562
1563 //==============================================================================
1564 // IOCAF Bits
1565
1566 extern __at(0x0393) __sfr IOCAF;
1567
1568 typedef union
1569 {
1570 struct
1571 {
1572 unsigned IOCAF0 : 1;
1573 unsigned IOCAF1 : 1;
1574 unsigned IOCAF2 : 1;
1575 unsigned IOCAF3 : 1;
1576 unsigned IOCAF4 : 1;
1577 unsigned IOCAF5 : 1;
1578 unsigned : 1;
1579 unsigned : 1;
1580 };
1581
1582 struct
1583 {
1584 unsigned IOCAF : 6;
1585 unsigned : 2;
1586 };
1587 } __IOCAFbits_t;
1588
1589 extern __at(0x0393) volatile __IOCAFbits_t IOCAFbits;
1590
1591 #define _IOCAF0 0x01
1592 #define _IOCAF1 0x02
1593 #define _IOCAF2 0x04
1594 #define _IOCAF3 0x08
1595 #define _IOCAF4 0x10
1596 #define _IOCAF5 0x20
1597
1598 //==============================================================================
1599
1600
1601 //==============================================================================
1602 // IOCBP Bits
1603
1604 extern __at(0x0394) __sfr IOCBP;
1605
1606 typedef struct
1607 {
1608 unsigned : 1;
1609 unsigned : 1;
1610 unsigned : 1;
1611 unsigned : 1;
1612 unsigned IOCBP4 : 1;
1613 unsigned IOCBP5 : 1;
1614 unsigned IOCBP6 : 1;
1615 unsigned IOCBP7 : 1;
1616 } __IOCBPbits_t;
1617
1618 extern __at(0x0394) volatile __IOCBPbits_t IOCBPbits;
1619
1620 #define _IOCBP4 0x10
1621 #define _IOCBP5 0x20
1622 #define _IOCBP6 0x40
1623 #define _IOCBP7 0x80
1624
1625 //==============================================================================
1626
1627
1628 //==============================================================================
1629 // IOCBN Bits
1630
1631 extern __at(0x0395) __sfr IOCBN;
1632
1633 typedef struct
1634 {
1635 unsigned : 1;
1636 unsigned : 1;
1637 unsigned : 1;
1638 unsigned : 1;
1639 unsigned IOCBN4 : 1;
1640 unsigned IOCBN5 : 1;
1641 unsigned IOCBN6 : 1;
1642 unsigned IOCBN7 : 1;
1643 } __IOCBNbits_t;
1644
1645 extern __at(0x0395) volatile __IOCBNbits_t IOCBNbits;
1646
1647 #define _IOCBN4 0x10
1648 #define _IOCBN5 0x20
1649 #define _IOCBN6 0x40
1650 #define _IOCBN7 0x80
1651
1652 //==============================================================================
1653
1654
1655 //==============================================================================
1656 // IOCBF Bits
1657
1658 extern __at(0x0396) __sfr IOCBF;
1659
1660 typedef struct
1661 {
1662 unsigned : 1;
1663 unsigned : 1;
1664 unsigned : 1;
1665 unsigned : 1;
1666 unsigned IOCBF4 : 1;
1667 unsigned IOCBF5 : 1;
1668 unsigned IOCBF6 : 1;
1669 unsigned IOCBF7 : 1;
1670 } __IOCBFbits_t;
1671
1672 extern __at(0x0396) volatile __IOCBFbits_t IOCBFbits;
1673
1674 #define _IOCBF4 0x10
1675 #define _IOCBF5 0x20
1676 #define _IOCBF6 0x40
1677 #define _IOCBF7 0x80
1678
1679 //==============================================================================
1680
1681 extern __at(0x0498) __sfr NCO1ACC;
1682
1683 //==============================================================================
1684 // NCO1ACCL Bits
1685
1686 extern __at(0x0498) __sfr NCO1ACCL;
1687
1688 typedef struct
1689 {
1690 unsigned NCO1ACC0 : 1;
1691 unsigned NCO1ACC1 : 1;
1692 unsigned NCO1ACC2 : 1;
1693 unsigned NCO1ACC3 : 1;
1694 unsigned NCO1ACC4 : 1;
1695 unsigned NCO1ACC5 : 1;
1696 unsigned NCO1ACC6 : 1;
1697 unsigned NCO1ACC7 : 1;
1698 } __NCO1ACCLbits_t;
1699
1700 extern __at(0x0498) volatile __NCO1ACCLbits_t NCO1ACCLbits;
1701
1702 #define _NCO1ACC0 0x01
1703 #define _NCO1ACC1 0x02
1704 #define _NCO1ACC2 0x04
1705 #define _NCO1ACC3 0x08
1706 #define _NCO1ACC4 0x10
1707 #define _NCO1ACC5 0x20
1708 #define _NCO1ACC6 0x40
1709 #define _NCO1ACC7 0x80
1710
1711 //==============================================================================
1712
1713
1714 //==============================================================================
1715 // NCO1ACCH Bits
1716
1717 extern __at(0x0499) __sfr NCO1ACCH;
1718
1719 typedef struct
1720 {
1721 unsigned NCO1ACC8 : 1;
1722 unsigned NCO1ACC9 : 1;
1723 unsigned NCO1ACC10 : 1;
1724 unsigned NCO1ACC11 : 1;
1725 unsigned NCO1ACC12 : 1;
1726 unsigned NCO1ACC13 : 1;
1727 unsigned NCO1ACC14 : 1;
1728 unsigned NCO1ACC15 : 1;
1729 } __NCO1ACCHbits_t;
1730
1731 extern __at(0x0499) volatile __NCO1ACCHbits_t NCO1ACCHbits;
1732
1733 #define _NCO1ACC8 0x01
1734 #define _NCO1ACC9 0x02
1735 #define _NCO1ACC10 0x04
1736 #define _NCO1ACC11 0x08
1737 #define _NCO1ACC12 0x10
1738 #define _NCO1ACC13 0x20
1739 #define _NCO1ACC14 0x40
1740 #define _NCO1ACC15 0x80
1741
1742 //==============================================================================
1743
1744
1745 //==============================================================================
1746 // NCO1ACCU Bits
1747
1748 extern __at(0x049A) __sfr NCO1ACCU;
1749
1750 typedef struct
1751 {
1752 unsigned NCO1ACC16 : 1;
1753 unsigned NCO1ACC17 : 1;
1754 unsigned NCO1ACC18 : 1;
1755 unsigned NCO1ACC19 : 1;
1756 unsigned : 1;
1757 unsigned : 1;
1758 unsigned : 1;
1759 unsigned : 1;
1760 } __NCO1ACCUbits_t;
1761
1762 extern __at(0x049A) volatile __NCO1ACCUbits_t NCO1ACCUbits;
1763
1764 #define _NCO1ACC16 0x01
1765 #define _NCO1ACC17 0x02
1766 #define _NCO1ACC18 0x04
1767 #define _NCO1ACC19 0x08
1768
1769 //==============================================================================
1770
1771 extern __at(0x049B) __sfr NCO1INC;
1772
1773 //==============================================================================
1774 // NCO1INCL Bits
1775
1776 extern __at(0x049B) __sfr NCO1INCL;
1777
1778 typedef struct
1779 {
1780 unsigned NCO1INC0 : 1;
1781 unsigned NCO1INC1 : 1;
1782 unsigned NCO1INC2 : 1;
1783 unsigned NCO1INC3 : 1;
1784 unsigned NCO1INC4 : 1;
1785 unsigned NCO1INC5 : 1;
1786 unsigned NCO1INC6 : 1;
1787 unsigned NCO1INC7 : 1;
1788 } __NCO1INCLbits_t;
1789
1790 extern __at(0x049B) volatile __NCO1INCLbits_t NCO1INCLbits;
1791
1792 #define _NCO1INC0 0x01
1793 #define _NCO1INC1 0x02
1794 #define _NCO1INC2 0x04
1795 #define _NCO1INC3 0x08
1796 #define _NCO1INC4 0x10
1797 #define _NCO1INC5 0x20
1798 #define _NCO1INC6 0x40
1799 #define _NCO1INC7 0x80
1800
1801 //==============================================================================
1802
1803
1804 //==============================================================================
1805 // NCO1INCH Bits
1806
1807 extern __at(0x049C) __sfr NCO1INCH;
1808
1809 typedef struct
1810 {
1811 unsigned NCO1INC8 : 1;
1812 unsigned NCO1INC9 : 1;
1813 unsigned NCO1INC10 : 1;
1814 unsigned NCO1INC11 : 1;
1815 unsigned NCO1INC12 : 1;
1816 unsigned NCO1INC13 : 1;
1817 unsigned NCO1INC14 : 1;
1818 unsigned NCO1INC15 : 1;
1819 } __NCO1INCHbits_t;
1820
1821 extern __at(0x049C) volatile __NCO1INCHbits_t NCO1INCHbits;
1822
1823 #define _NCO1INC8 0x01
1824 #define _NCO1INC9 0x02
1825 #define _NCO1INC10 0x04
1826 #define _NCO1INC11 0x08
1827 #define _NCO1INC12 0x10
1828 #define _NCO1INC13 0x20
1829 #define _NCO1INC14 0x40
1830 #define _NCO1INC15 0x80
1831
1832 //==============================================================================
1833
1834 extern __at(0x049D) __sfr NCO1INCU;
1835
1836 //==============================================================================
1837 // NCO1CON Bits
1838
1839 extern __at(0x049E) __sfr NCO1CON;
1840
1841 typedef struct
1842 {
1843 unsigned N1PFM : 1;
1844 unsigned : 1;
1845 unsigned : 1;
1846 unsigned : 1;
1847 unsigned N1POL : 1;
1848 unsigned N1OUT : 1;
1849 unsigned N1OE : 1;
1850 unsigned N1EN : 1;
1851 } __NCO1CONbits_t;
1852
1853 extern __at(0x049E) volatile __NCO1CONbits_t NCO1CONbits;
1854
1855 #define _N1PFM 0x01
1856 #define _N1POL 0x10
1857 #define _N1OUT 0x20
1858 #define _N1OE 0x40
1859 #define _N1EN 0x80
1860
1861 //==============================================================================
1862
1863
1864 //==============================================================================
1865 // NCO1CLK Bits
1866
1867 extern __at(0x049F) __sfr NCO1CLK;
1868
1869 typedef union
1870 {
1871 struct
1872 {
1873 unsigned N1CKS0 : 1;
1874 unsigned N1CKS1 : 1;
1875 unsigned : 1;
1876 unsigned : 1;
1877 unsigned : 1;
1878 unsigned N1PWS0 : 1;
1879 unsigned N1PWS1 : 1;
1880 unsigned N1PWS2 : 1;
1881 };
1882
1883 struct
1884 {
1885 unsigned N1CKS : 2;
1886 unsigned : 6;
1887 };
1888
1889 struct
1890 {
1891 unsigned : 5;
1892 unsigned N1PWS : 3;
1893 };
1894 } __NCO1CLKbits_t;
1895
1896 extern __at(0x049F) volatile __NCO1CLKbits_t NCO1CLKbits;
1897
1898 #define _N1CKS0 0x01
1899 #define _N1CKS1 0x02
1900 #define _N1PWS0 0x20
1901 #define _N1PWS1 0x40
1902 #define _N1PWS2 0x80
1903
1904 //==============================================================================
1905
1906
1907 //==============================================================================
1908 // PWM1DCL Bits
1909
1910 extern __at(0x0611) __sfr PWM1DCL;
1911
1912 typedef union
1913 {
1914 struct
1915 {
1916 unsigned : 1;
1917 unsigned : 1;
1918 unsigned : 1;
1919 unsigned : 1;
1920 unsigned : 1;
1921 unsigned : 1;
1922 unsigned PWM1DCL0 : 1;
1923 unsigned PWM1DCL1 : 1;
1924 };
1925
1926 struct
1927 {
1928 unsigned : 6;
1929 unsigned PWM1DCL : 2;
1930 };
1931 } __PWM1DCLbits_t;
1932
1933 extern __at(0x0611) volatile __PWM1DCLbits_t PWM1DCLbits;
1934
1935 #define _PWM1DCL0 0x40
1936 #define _PWM1DCL1 0x80
1937
1938 //==============================================================================
1939
1940
1941 //==============================================================================
1942 // PWM1DCH Bits
1943
1944 extern __at(0x0612) __sfr PWM1DCH;
1945
1946 typedef struct
1947 {
1948 unsigned PWM1DCH0 : 1;
1949 unsigned PWM1DCH1 : 1;
1950 unsigned PWM1DCH2 : 1;
1951 unsigned PWM1DCH3 : 1;
1952 unsigned PWM1DCH4 : 1;
1953 unsigned PWM1DCH5 : 1;
1954 unsigned PWM1DCH6 : 1;
1955 unsigned PWM1DCH7 : 1;
1956 } __PWM1DCHbits_t;
1957
1958 extern __at(0x0612) volatile __PWM1DCHbits_t PWM1DCHbits;
1959
1960 #define _PWM1DCH0 0x01
1961 #define _PWM1DCH1 0x02
1962 #define _PWM1DCH2 0x04
1963 #define _PWM1DCH3 0x08
1964 #define _PWM1DCH4 0x10
1965 #define _PWM1DCH5 0x20
1966 #define _PWM1DCH6 0x40
1967 #define _PWM1DCH7 0x80
1968
1969 //==============================================================================
1970
1971
1972 //==============================================================================
1973 // PWM1CON Bits
1974
1975 extern __at(0x0613) __sfr PWM1CON;
1976
1977 typedef struct
1978 {
1979 unsigned : 1;
1980 unsigned : 1;
1981 unsigned : 1;
1982 unsigned : 1;
1983 unsigned PWM1POL : 1;
1984 unsigned PWM1OUT : 1;
1985 unsigned PWM1OE : 1;
1986 unsigned PWM1EN : 1;
1987 } __PWM1CONbits_t;
1988
1989 extern __at(0x0613) volatile __PWM1CONbits_t PWM1CONbits;
1990
1991 #define _PWM1POL 0x10
1992 #define _PWM1OUT 0x20
1993 #define _PWM1OE 0x40
1994 #define _PWM1EN 0x80
1995
1996 //==============================================================================
1997
1998
1999 //==============================================================================
2000 // PWM1CON0 Bits
2001
2002 extern __at(0x0613) __sfr PWM1CON0;
2003
2004 typedef struct
2005 {
2006 unsigned : 1;
2007 unsigned : 1;
2008 unsigned : 1;
2009 unsigned : 1;
2010 unsigned PWM1POL : 1;
2011 unsigned PWM1OUT : 1;
2012 unsigned PWM1OE : 1;
2013 unsigned PWM1EN : 1;
2014 } __PWM1CON0bits_t;
2015
2016 extern __at(0x0613) volatile __PWM1CON0bits_t PWM1CON0bits;
2017
2018 #define _PWM1CON0_PWM1POL 0x10
2019 #define _PWM1CON0_PWM1OUT 0x20
2020 #define _PWM1CON0_PWM1OE 0x40
2021 #define _PWM1CON0_PWM1EN 0x80
2022
2023 //==============================================================================
2024
2025
2026 //==============================================================================
2027 // PWM2DCL Bits
2028
2029 extern __at(0x0614) __sfr PWM2DCL;
2030
2031 typedef union
2032 {
2033 struct
2034 {
2035 unsigned : 1;
2036 unsigned : 1;
2037 unsigned : 1;
2038 unsigned : 1;
2039 unsigned : 1;
2040 unsigned : 1;
2041 unsigned PWM2DCL0 : 1;
2042 unsigned PWM2DCL1 : 1;
2043 };
2044
2045 struct
2046 {
2047 unsigned : 6;
2048 unsigned PWM2DCL : 2;
2049 };
2050 } __PWM2DCLbits_t;
2051
2052 extern __at(0x0614) volatile __PWM2DCLbits_t PWM2DCLbits;
2053
2054 #define _PWM2DCL0 0x40
2055 #define _PWM2DCL1 0x80
2056
2057 //==============================================================================
2058
2059
2060 //==============================================================================
2061 // PWM2DCH Bits
2062
2063 extern __at(0x0615) __sfr PWM2DCH;
2064
2065 typedef struct
2066 {
2067 unsigned PWM2DCH0 : 1;
2068 unsigned PWM2DCH1 : 1;
2069 unsigned PWM2DCH2 : 1;
2070 unsigned PWM2DCH3 : 1;
2071 unsigned PWM2DCH4 : 1;
2072 unsigned PWM2DCH5 : 1;
2073 unsigned PWM2DCH6 : 1;
2074 unsigned PWM2DCH7 : 1;
2075 } __PWM2DCHbits_t;
2076
2077 extern __at(0x0615) volatile __PWM2DCHbits_t PWM2DCHbits;
2078
2079 #define _PWM2DCH0 0x01
2080 #define _PWM2DCH1 0x02
2081 #define _PWM2DCH2 0x04
2082 #define _PWM2DCH3 0x08
2083 #define _PWM2DCH4 0x10
2084 #define _PWM2DCH5 0x20
2085 #define _PWM2DCH6 0x40
2086 #define _PWM2DCH7 0x80
2087
2088 //==============================================================================
2089
2090
2091 //==============================================================================
2092 // PWM2CON Bits
2093
2094 extern __at(0x0616) __sfr PWM2CON;
2095
2096 typedef struct
2097 {
2098 unsigned : 1;
2099 unsigned : 1;
2100 unsigned : 1;
2101 unsigned : 1;
2102 unsigned PWM2POL : 1;
2103 unsigned PWM2OUT : 1;
2104 unsigned PWM2OE : 1;
2105 unsigned PWM2EN : 1;
2106 } __PWM2CONbits_t;
2107
2108 extern __at(0x0616) volatile __PWM2CONbits_t PWM2CONbits;
2109
2110 #define _PWM2POL 0x10
2111 #define _PWM2OUT 0x20
2112 #define _PWM2OE 0x40
2113 #define _PWM2EN 0x80
2114
2115 //==============================================================================
2116
2117
2118 //==============================================================================
2119 // PWM2CON0 Bits
2120
2121 extern __at(0x0616) __sfr PWM2CON0;
2122
2123 typedef struct
2124 {
2125 unsigned : 1;
2126 unsigned : 1;
2127 unsigned : 1;
2128 unsigned : 1;
2129 unsigned PWM2POL : 1;
2130 unsigned PWM2OUT : 1;
2131 unsigned PWM2OE : 1;
2132 unsigned PWM2EN : 1;
2133 } __PWM2CON0bits_t;
2134
2135 extern __at(0x0616) volatile __PWM2CON0bits_t PWM2CON0bits;
2136
2137 #define _PWM2CON0_PWM2POL 0x10
2138 #define _PWM2CON0_PWM2OUT 0x20
2139 #define _PWM2CON0_PWM2OE 0x40
2140 #define _PWM2CON0_PWM2EN 0x80
2141
2142 //==============================================================================
2143
2144
2145 //==============================================================================
2146 // PWM3DCL Bits
2147
2148 extern __at(0x0617) __sfr PWM3DCL;
2149
2150 typedef union
2151 {
2152 struct
2153 {
2154 unsigned : 1;
2155 unsigned : 1;
2156 unsigned : 1;
2157 unsigned : 1;
2158 unsigned : 1;
2159 unsigned : 1;
2160 unsigned PWM3DCL0 : 1;
2161 unsigned PWM3DCL1 : 1;
2162 };
2163
2164 struct
2165 {
2166 unsigned : 6;
2167 unsigned PWM3DCL : 2;
2168 };
2169 } __PWM3DCLbits_t;
2170
2171 extern __at(0x0617) volatile __PWM3DCLbits_t PWM3DCLbits;
2172
2173 #define _PWM3DCL0 0x40
2174 #define _PWM3DCL1 0x80
2175
2176 //==============================================================================
2177
2178
2179 //==============================================================================
2180 // PWM3DCH Bits
2181
2182 extern __at(0x0618) __sfr PWM3DCH;
2183
2184 typedef struct
2185 {
2186 unsigned PWM3DCH0 : 1;
2187 unsigned PWM3DCH1 : 1;
2188 unsigned PWM3DCH2 : 1;
2189 unsigned PWM3DCH3 : 1;
2190 unsigned PWM3DCH4 : 1;
2191 unsigned PWM3DCH5 : 1;
2192 unsigned PWM3DCH6 : 1;
2193 unsigned PWM3DCH7 : 1;
2194 } __PWM3DCHbits_t;
2195
2196 extern __at(0x0618) volatile __PWM3DCHbits_t PWM3DCHbits;
2197
2198 #define _PWM3DCH0 0x01
2199 #define _PWM3DCH1 0x02
2200 #define _PWM3DCH2 0x04
2201 #define _PWM3DCH3 0x08
2202 #define _PWM3DCH4 0x10
2203 #define _PWM3DCH5 0x20
2204 #define _PWM3DCH6 0x40
2205 #define _PWM3DCH7 0x80
2206
2207 //==============================================================================
2208
2209
2210 //==============================================================================
2211 // PWM3CON Bits
2212
2213 extern __at(0x0619) __sfr PWM3CON;
2214
2215 typedef struct
2216 {
2217 unsigned : 1;
2218 unsigned : 1;
2219 unsigned : 1;
2220 unsigned : 1;
2221 unsigned PWM3POL : 1;
2222 unsigned PWM3OUT : 1;
2223 unsigned PWM3OE : 1;
2224 unsigned PWM3EN : 1;
2225 } __PWM3CONbits_t;
2226
2227 extern __at(0x0619) volatile __PWM3CONbits_t PWM3CONbits;
2228
2229 #define _PWM3POL 0x10
2230 #define _PWM3OUT 0x20
2231 #define _PWM3OE 0x40
2232 #define _PWM3EN 0x80
2233
2234 //==============================================================================
2235
2236
2237 //==============================================================================
2238 // PWM3CON0 Bits
2239
2240 extern __at(0x0619) __sfr PWM3CON0;
2241
2242 typedef struct
2243 {
2244 unsigned : 1;
2245 unsigned : 1;
2246 unsigned : 1;
2247 unsigned : 1;
2248 unsigned PWM3POL : 1;
2249 unsigned PWM3OUT : 1;
2250 unsigned PWM3OE : 1;
2251 unsigned PWM3EN : 1;
2252 } __PWM3CON0bits_t;
2253
2254 extern __at(0x0619) volatile __PWM3CON0bits_t PWM3CON0bits;
2255
2256 #define _PWM3CON0_PWM3POL 0x10
2257 #define _PWM3CON0_PWM3OUT 0x20
2258 #define _PWM3CON0_PWM3OE 0x40
2259 #define _PWM3CON0_PWM3EN 0x80
2260
2261 //==============================================================================
2262
2263
2264 //==============================================================================
2265 // PWM4DCL Bits
2266
2267 extern __at(0x061A) __sfr PWM4DCL;
2268
2269 typedef union
2270 {
2271 struct
2272 {
2273 unsigned : 1;
2274 unsigned : 1;
2275 unsigned : 1;
2276 unsigned : 1;
2277 unsigned : 1;
2278 unsigned : 1;
2279 unsigned PWM4DCL0 : 1;
2280 unsigned PWM4DCL1 : 1;
2281 };
2282
2283 struct
2284 {
2285 unsigned : 6;
2286 unsigned PWM4DCL : 2;
2287 };
2288 } __PWM4DCLbits_t;
2289
2290 extern __at(0x061A) volatile __PWM4DCLbits_t PWM4DCLbits;
2291
2292 #define _PWM4DCL0 0x40
2293 #define _PWM4DCL1 0x80
2294
2295 //==============================================================================
2296
2297
2298 //==============================================================================
2299 // PWM4DCH Bits
2300
2301 extern __at(0x061B) __sfr PWM4DCH;
2302
2303 typedef struct
2304 {
2305 unsigned PWM4DCH0 : 1;
2306 unsigned PWM4DCH1 : 1;
2307 unsigned PWM4DCH2 : 1;
2308 unsigned PWM4DCH3 : 1;
2309 unsigned PWM4DCH4 : 1;
2310 unsigned PWM4DCH5 : 1;
2311 unsigned PWM4DCH6 : 1;
2312 unsigned PWM4DCH7 : 1;
2313 } __PWM4DCHbits_t;
2314
2315 extern __at(0x061B) volatile __PWM4DCHbits_t PWM4DCHbits;
2316
2317 #define _PWM4DCH0 0x01
2318 #define _PWM4DCH1 0x02
2319 #define _PWM4DCH2 0x04
2320 #define _PWM4DCH3 0x08
2321 #define _PWM4DCH4 0x10
2322 #define _PWM4DCH5 0x20
2323 #define _PWM4DCH6 0x40
2324 #define _PWM4DCH7 0x80
2325
2326 //==============================================================================
2327
2328
2329 //==============================================================================
2330 // PWM4CON Bits
2331
2332 extern __at(0x061C) __sfr PWM4CON;
2333
2334 typedef struct
2335 {
2336 unsigned : 1;
2337 unsigned : 1;
2338 unsigned : 1;
2339 unsigned : 1;
2340 unsigned PWM4POL : 1;
2341 unsigned PWM4OUT : 1;
2342 unsigned PWM4OE : 1;
2343 unsigned PWM4EN : 1;
2344 } __PWM4CONbits_t;
2345
2346 extern __at(0x061C) volatile __PWM4CONbits_t PWM4CONbits;
2347
2348 #define _PWM4POL 0x10
2349 #define _PWM4OUT 0x20
2350 #define _PWM4OE 0x40
2351 #define _PWM4EN 0x80
2352
2353 //==============================================================================
2354
2355
2356 //==============================================================================
2357 // PWM4CON0 Bits
2358
2359 extern __at(0x061C) __sfr PWM4CON0;
2360
2361 typedef struct
2362 {
2363 unsigned : 1;
2364 unsigned : 1;
2365 unsigned : 1;
2366 unsigned : 1;
2367 unsigned PWM4POL : 1;
2368 unsigned PWM4OUT : 1;
2369 unsigned PWM4OE : 1;
2370 unsigned PWM4EN : 1;
2371 } __PWM4CON0bits_t;
2372
2373 extern __at(0x061C) volatile __PWM4CON0bits_t PWM4CON0bits;
2374
2375 #define _PWM4CON0_PWM4POL 0x10
2376 #define _PWM4CON0_PWM4OUT 0x20
2377 #define _PWM4CON0_PWM4OE 0x40
2378 #define _PWM4CON0_PWM4EN 0x80
2379
2380 //==============================================================================
2381
2382
2383 //==============================================================================
2384 // CWG1DBR Bits
2385
2386 extern __at(0x0691) __sfr CWG1DBR;
2387
2388 typedef union
2389 {
2390 struct
2391 {
2392 unsigned CWG1DBR0 : 1;
2393 unsigned CWG1DBR1 : 1;
2394 unsigned CWG1DBR2 : 1;
2395 unsigned CWG1DBR3 : 1;
2396 unsigned CWG1DBR4 : 1;
2397 unsigned CWG1DBR5 : 1;
2398 unsigned : 1;
2399 unsigned : 1;
2400 };
2401
2402 struct
2403 {
2404 unsigned CWG1DBR : 6;
2405 unsigned : 2;
2406 };
2407 } __CWG1DBRbits_t;
2408
2409 extern __at(0x0691) volatile __CWG1DBRbits_t CWG1DBRbits;
2410
2411 #define _CWG1DBR0 0x01
2412 #define _CWG1DBR1 0x02
2413 #define _CWG1DBR2 0x04
2414 #define _CWG1DBR3 0x08
2415 #define _CWG1DBR4 0x10
2416 #define _CWG1DBR5 0x20
2417
2418 //==============================================================================
2419
2420
2421 //==============================================================================
2422 // CWG1DBF Bits
2423
2424 extern __at(0x0692) __sfr CWG1DBF;
2425
2426 typedef union
2427 {
2428 struct
2429 {
2430 unsigned CWG1DBF0 : 1;
2431 unsigned CWG1DBF1 : 1;
2432 unsigned CWG1DBF2 : 1;
2433 unsigned CWG1DBF3 : 1;
2434 unsigned CWG1DBF4 : 1;
2435 unsigned CWG1DBF5 : 1;
2436 unsigned : 1;
2437 unsigned : 1;
2438 };
2439
2440 struct
2441 {
2442 unsigned CWG1DBF : 6;
2443 unsigned : 2;
2444 };
2445 } __CWG1DBFbits_t;
2446
2447 extern __at(0x0692) volatile __CWG1DBFbits_t CWG1DBFbits;
2448
2449 #define _CWG1DBF0 0x01
2450 #define _CWG1DBF1 0x02
2451 #define _CWG1DBF2 0x04
2452 #define _CWG1DBF3 0x08
2453 #define _CWG1DBF4 0x10
2454 #define _CWG1DBF5 0x20
2455
2456 //==============================================================================
2457
2458
2459 //==============================================================================
2460 // CWG1CON0 Bits
2461
2462 extern __at(0x0693) __sfr CWG1CON0;
2463
2464 typedef struct
2465 {
2466 unsigned G1CS0 : 1;
2467 unsigned : 1;
2468 unsigned : 1;
2469 unsigned G1POLA : 1;
2470 unsigned G1POLB : 1;
2471 unsigned G1OEA : 1;
2472 unsigned G1OEB : 1;
2473 unsigned G1EN : 1;
2474 } __CWG1CON0bits_t;
2475
2476 extern __at(0x0693) volatile __CWG1CON0bits_t CWG1CON0bits;
2477
2478 #define _G1CS0 0x01
2479 #define _G1POLA 0x08
2480 #define _G1POLB 0x10
2481 #define _G1OEA 0x20
2482 #define _G1OEB 0x40
2483 #define _G1EN 0x80
2484
2485 //==============================================================================
2486
2487
2488 //==============================================================================
2489 // CWG1CON1 Bits
2490
2491 extern __at(0x0694) __sfr CWG1CON1;
2492
2493 typedef union
2494 {
2495 struct
2496 {
2497 unsigned G1IS0 : 1;
2498 unsigned G1IS1 : 1;
2499 unsigned G1IS2 : 1;
2500 unsigned : 1;
2501 unsigned G1ASDLA0 : 1;
2502 unsigned G1ASDLA1 : 1;
2503 unsigned G1ASDLB0 : 1;
2504 unsigned G1ASDLB1 : 1;
2505 };
2506
2507 struct
2508 {
2509 unsigned G1IS : 3;
2510 unsigned : 5;
2511 };
2512
2513 struct
2514 {
2515 unsigned : 4;
2516 unsigned G1ASDLA : 2;
2517 unsigned : 2;
2518 };
2519
2520 struct
2521 {
2522 unsigned : 6;
2523 unsigned G1ASDLB : 2;
2524 };
2525 } __CWG1CON1bits_t;
2526
2527 extern __at(0x0694) volatile __CWG1CON1bits_t CWG1CON1bits;
2528
2529 #define _G1IS0 0x01
2530 #define _G1IS1 0x02
2531 #define _G1IS2 0x04
2532 #define _G1ASDLA0 0x10
2533 #define _G1ASDLA1 0x20
2534 #define _G1ASDLB0 0x40
2535 #define _G1ASDLB1 0x80
2536
2537 //==============================================================================
2538
2539
2540 //==============================================================================
2541 // CWG1CON2 Bits
2542
2543 extern __at(0x0695) __sfr CWG1CON2;
2544
2545 typedef struct
2546 {
2547 unsigned G1ASDSCLC2 : 1;
2548 unsigned G1ASDSFLT : 1;
2549 unsigned : 1;
2550 unsigned : 1;
2551 unsigned : 1;
2552 unsigned : 1;
2553 unsigned G1ARSEN : 1;
2554 unsigned G1ASE : 1;
2555 } __CWG1CON2bits_t;
2556
2557 extern __at(0x0695) volatile __CWG1CON2bits_t CWG1CON2bits;
2558
2559 #define _G1ASDSCLC2 0x01
2560 #define _G1ASDSFLT 0x02
2561 #define _G1ARSEN 0x40
2562 #define _G1ASE 0x80
2563
2564 //==============================================================================
2565
2566
2567 //==============================================================================
2568 // CLCDATA Bits
2569
2570 extern __at(0x0F0F) __sfr CLCDATA;
2571
2572 typedef struct
2573 {
2574 unsigned MCLC1OUT : 1;
2575 unsigned MCLC2OUT : 1;
2576 unsigned : 1;
2577 unsigned : 1;
2578 unsigned : 1;
2579 unsigned : 1;
2580 unsigned : 1;
2581 unsigned : 1;
2582 } __CLCDATAbits_t;
2583
2584 extern __at(0x0F0F) volatile __CLCDATAbits_t CLCDATAbits;
2585
2586 #define _MCLC1OUT 0x01
2587 #define _MCLC2OUT 0x02
2588
2589 //==============================================================================
2590
2591
2592 //==============================================================================
2593 // CLC1CON Bits
2594
2595 extern __at(0x0F10) __sfr CLC1CON;
2596
2597 typedef union
2598 {
2599 struct
2600 {
2601 unsigned LC1MODE0 : 1;
2602 unsigned LC1MODE1 : 1;
2603 unsigned LC1MODE2 : 1;
2604 unsigned LC1INTN : 1;
2605 unsigned LC1INTP : 1;
2606 unsigned LC1OUT : 1;
2607 unsigned LC1OE : 1;
2608 unsigned LC1EN : 1;
2609 };
2610
2611 struct
2612 {
2613 unsigned LCMODE0 : 1;
2614 unsigned LCMODE1 : 1;
2615 unsigned LCMODE2 : 1;
2616 unsigned LCINTN : 1;
2617 unsigned LCINTP : 1;
2618 unsigned LCOUT : 1;
2619 unsigned LCOE : 1;
2620 unsigned LCEN : 1;
2621 };
2622
2623 struct
2624 {
2625 unsigned LCMODE : 3;
2626 unsigned : 5;
2627 };
2628
2629 struct
2630 {
2631 unsigned LC1MODE : 3;
2632 unsigned : 5;
2633 };
2634 } __CLC1CONbits_t;
2635
2636 extern __at(0x0F10) volatile __CLC1CONbits_t CLC1CONbits;
2637
2638 #define _LC1MODE0 0x01
2639 #define _LCMODE0 0x01
2640 #define _LC1MODE1 0x02
2641 #define _LCMODE1 0x02
2642 #define _LC1MODE2 0x04
2643 #define _LCMODE2 0x04
2644 #define _LC1INTN 0x08
2645 #define _LCINTN 0x08
2646 #define _LC1INTP 0x10
2647 #define _LCINTP 0x10
2648 #define _LC1OUT 0x20
2649 #define _LCOUT 0x20
2650 #define _LC1OE 0x40
2651 #define _LCOE 0x40
2652 #define _LC1EN 0x80
2653 #define _LCEN 0x80
2654
2655 //==============================================================================
2656
2657
2658 //==============================================================================
2659 // CLC1POL Bits
2660
2661 extern __at(0x0F11) __sfr CLC1POL;
2662
2663 typedef union
2664 {
2665 struct
2666 {
2667 unsigned LC1G1POL : 1;
2668 unsigned LC1G2POL : 1;
2669 unsigned LC1G3POL : 1;
2670 unsigned LC1G4POL : 1;
2671 unsigned : 1;
2672 unsigned : 1;
2673 unsigned : 1;
2674 unsigned LC1POL : 1;
2675 };
2676
2677 struct
2678 {
2679 unsigned G1POL : 1;
2680 unsigned G2POL : 1;
2681 unsigned G3POL : 1;
2682 unsigned G4POL : 1;
2683 unsigned : 1;
2684 unsigned : 1;
2685 unsigned : 1;
2686 unsigned POL : 1;
2687 };
2688 } __CLC1POLbits_t;
2689
2690 extern __at(0x0F11) volatile __CLC1POLbits_t CLC1POLbits;
2691
2692 #define _LC1G1POL 0x01
2693 #define _G1POL 0x01
2694 #define _LC1G2POL 0x02
2695 #define _G2POL 0x02
2696 #define _LC1G3POL 0x04
2697 #define _G3POL 0x04
2698 #define _LC1G4POL 0x08
2699 #define _G4POL 0x08
2700 #define _LC1POL 0x80
2701 #define _POL 0x80
2702
2703 //==============================================================================
2704
2705
2706 //==============================================================================
2707 // CLC1SEL0 Bits
2708
2709 extern __at(0x0F12) __sfr CLC1SEL0;
2710
2711 typedef union
2712 {
2713 struct
2714 {
2715 unsigned LC1D1S0 : 1;
2716 unsigned LC1D1S1 : 1;
2717 unsigned LC1D1S2 : 1;
2718 unsigned : 1;
2719 unsigned LC1D2S0 : 1;
2720 unsigned LC1D2S1 : 1;
2721 unsigned LC1D2S2 : 1;
2722 unsigned : 1;
2723 };
2724
2725 struct
2726 {
2727 unsigned D1S0 : 1;
2728 unsigned D1S1 : 1;
2729 unsigned D1S2 : 1;
2730 unsigned : 1;
2731 unsigned D2S0 : 1;
2732 unsigned D2S1 : 1;
2733 unsigned D2S2 : 1;
2734 unsigned : 1;
2735 };
2736
2737 struct
2738 {
2739 unsigned D1S : 3;
2740 unsigned : 5;
2741 };
2742
2743 struct
2744 {
2745 unsigned LC1D1S : 3;
2746 unsigned : 5;
2747 };
2748
2749 struct
2750 {
2751 unsigned : 4;
2752 unsigned LC1D2S : 3;
2753 unsigned : 1;
2754 };
2755
2756 struct
2757 {
2758 unsigned : 4;
2759 unsigned D2S : 3;
2760 unsigned : 1;
2761 };
2762 } __CLC1SEL0bits_t;
2763
2764 extern __at(0x0F12) volatile __CLC1SEL0bits_t CLC1SEL0bits;
2765
2766 #define _LC1D1S0 0x01
2767 #define _D1S0 0x01
2768 #define _LC1D1S1 0x02
2769 #define _D1S1 0x02
2770 #define _LC1D1S2 0x04
2771 #define _D1S2 0x04
2772 #define _LC1D2S0 0x10
2773 #define _D2S0 0x10
2774 #define _LC1D2S1 0x20
2775 #define _D2S1 0x20
2776 #define _LC1D2S2 0x40
2777 #define _D2S2 0x40
2778
2779 //==============================================================================
2780
2781
2782 //==============================================================================
2783 // CLC1SEL1 Bits
2784
2785 extern __at(0x0F13) __sfr CLC1SEL1;
2786
2787 typedef union
2788 {
2789 struct
2790 {
2791 unsigned LC1D3S0 : 1;
2792 unsigned LC1D3S1 : 1;
2793 unsigned LC1D3S2 : 1;
2794 unsigned : 1;
2795 unsigned LC1D4S0 : 1;
2796 unsigned LC1D4S1 : 1;
2797 unsigned LC1D4S2 : 1;
2798 unsigned : 1;
2799 };
2800
2801 struct
2802 {
2803 unsigned D3S0 : 1;
2804 unsigned D3S1 : 1;
2805 unsigned D3S2 : 1;
2806 unsigned : 1;
2807 unsigned D4S0 : 1;
2808 unsigned D4S1 : 1;
2809 unsigned D4S2 : 1;
2810 unsigned : 1;
2811 };
2812
2813 struct
2814 {
2815 unsigned LC1D3S : 3;
2816 unsigned : 5;
2817 };
2818
2819 struct
2820 {
2821 unsigned D3S : 3;
2822 unsigned : 5;
2823 };
2824
2825 struct
2826 {
2827 unsigned : 4;
2828 unsigned D4S : 3;
2829 unsigned : 1;
2830 };
2831
2832 struct
2833 {
2834 unsigned : 4;
2835 unsigned LC1D4S : 3;
2836 unsigned : 1;
2837 };
2838 } __CLC1SEL1bits_t;
2839
2840 extern __at(0x0F13) volatile __CLC1SEL1bits_t CLC1SEL1bits;
2841
2842 #define _LC1D3S0 0x01
2843 #define _D3S0 0x01
2844 #define _LC1D3S1 0x02
2845 #define _D3S1 0x02
2846 #define _LC1D3S2 0x04
2847 #define _D3S2 0x04
2848 #define _LC1D4S0 0x10
2849 #define _D4S0 0x10
2850 #define _LC1D4S1 0x20
2851 #define _D4S1 0x20
2852 #define _LC1D4S2 0x40
2853 #define _D4S2 0x40
2854
2855 //==============================================================================
2856
2857
2858 //==============================================================================
2859 // CLC1GLS0 Bits
2860
2861 extern __at(0x0F14) __sfr CLC1GLS0;
2862
2863 typedef union
2864 {
2865 struct
2866 {
2867 unsigned LC1G1D1N : 1;
2868 unsigned LC1G1D1T : 1;
2869 unsigned LC1G1D2N : 1;
2870 unsigned LC1G1D2T : 1;
2871 unsigned LC1G1D3N : 1;
2872 unsigned LC1G1D3T : 1;
2873 unsigned LC1G1D4N : 1;
2874 unsigned LC1G1D4T : 1;
2875 };
2876
2877 struct
2878 {
2879 unsigned D1N : 1;
2880 unsigned D1T : 1;
2881 unsigned D2N : 1;
2882 unsigned D2T : 1;
2883 unsigned D3N : 1;
2884 unsigned D3T : 1;
2885 unsigned D4N : 1;
2886 unsigned D4T : 1;
2887 };
2888 } __CLC1GLS0bits_t;
2889
2890 extern __at(0x0F14) volatile __CLC1GLS0bits_t CLC1GLS0bits;
2891
2892 #define _LC1G1D1N 0x01
2893 #define _D1N 0x01
2894 #define _LC1G1D1T 0x02
2895 #define _D1T 0x02
2896 #define _LC1G1D2N 0x04
2897 #define _D2N 0x04
2898 #define _LC1G1D2T 0x08
2899 #define _D2T 0x08
2900 #define _LC1G1D3N 0x10
2901 #define _D3N 0x10
2902 #define _LC1G1D3T 0x20
2903 #define _D3T 0x20
2904 #define _LC1G1D4N 0x40
2905 #define _D4N 0x40
2906 #define _LC1G1D4T 0x80
2907 #define _D4T 0x80
2908
2909 //==============================================================================
2910
2911
2912 //==============================================================================
2913 // CLC1GLS1 Bits
2914
2915 extern __at(0x0F15) __sfr CLC1GLS1;
2916
2917 typedef union
2918 {
2919 struct
2920 {
2921 unsigned LC1G2D1N : 1;
2922 unsigned LC1G2D1T : 1;
2923 unsigned LC1G2D2N : 1;
2924 unsigned LC1G2D2T : 1;
2925 unsigned LC1G2D3N : 1;
2926 unsigned LC1G2D3T : 1;
2927 unsigned LC1G2D4N : 1;
2928 unsigned LC1G2D4T : 1;
2929 };
2930
2931 struct
2932 {
2933 unsigned D1N : 1;
2934 unsigned D1T : 1;
2935 unsigned D2N : 1;
2936 unsigned D2T : 1;
2937 unsigned D3N : 1;
2938 unsigned D3T : 1;
2939 unsigned D4N : 1;
2940 unsigned D4T : 1;
2941 };
2942 } __CLC1GLS1bits_t;
2943
2944 extern __at(0x0F15) volatile __CLC1GLS1bits_t CLC1GLS1bits;
2945
2946 #define _CLC1GLS1_LC1G2D1N 0x01
2947 #define _CLC1GLS1_D1N 0x01
2948 #define _CLC1GLS1_LC1G2D1T 0x02
2949 #define _CLC1GLS1_D1T 0x02
2950 #define _CLC1GLS1_LC1G2D2N 0x04
2951 #define _CLC1GLS1_D2N 0x04
2952 #define _CLC1GLS1_LC1G2D2T 0x08
2953 #define _CLC1GLS1_D2T 0x08
2954 #define _CLC1GLS1_LC1G2D3N 0x10
2955 #define _CLC1GLS1_D3N 0x10
2956 #define _CLC1GLS1_LC1G2D3T 0x20
2957 #define _CLC1GLS1_D3T 0x20
2958 #define _CLC1GLS1_LC1G2D4N 0x40
2959 #define _CLC1GLS1_D4N 0x40
2960 #define _CLC1GLS1_LC1G2D4T 0x80
2961 #define _CLC1GLS1_D4T 0x80
2962
2963 //==============================================================================
2964
2965
2966 //==============================================================================
2967 // CLC1GLS2 Bits
2968
2969 extern __at(0x0F16) __sfr CLC1GLS2;
2970
2971 typedef union
2972 {
2973 struct
2974 {
2975 unsigned LC1G3D1N : 1;
2976 unsigned LC1G3D1T : 1;
2977 unsigned LC1G3D2N : 1;
2978 unsigned LC1G3D2T : 1;
2979 unsigned LC1G3D3N : 1;
2980 unsigned LC1G3D3T : 1;
2981 unsigned LC1G3D4N : 1;
2982 unsigned LC1G3D4T : 1;
2983 };
2984
2985 struct
2986 {
2987 unsigned D1N : 1;
2988 unsigned D1T : 1;
2989 unsigned D2N : 1;
2990 unsigned D2T : 1;
2991 unsigned D3N : 1;
2992 unsigned D3T : 1;
2993 unsigned D4N : 1;
2994 unsigned D4T : 1;
2995 };
2996 } __CLC1GLS2bits_t;
2997
2998 extern __at(0x0F16) volatile __CLC1GLS2bits_t CLC1GLS2bits;
2999
3000 #define _CLC1GLS2_LC1G3D1N 0x01
3001 #define _CLC1GLS2_D1N 0x01
3002 #define _CLC1GLS2_LC1G3D1T 0x02
3003 #define _CLC1GLS2_D1T 0x02
3004 #define _CLC1GLS2_LC1G3D2N 0x04
3005 #define _CLC1GLS2_D2N 0x04
3006 #define _CLC1GLS2_LC1G3D2T 0x08
3007 #define _CLC1GLS2_D2T 0x08
3008 #define _CLC1GLS2_LC1G3D3N 0x10
3009 #define _CLC1GLS2_D3N 0x10
3010 #define _CLC1GLS2_LC1G3D3T 0x20
3011 #define _CLC1GLS2_D3T 0x20
3012 #define _CLC1GLS2_LC1G3D4N 0x40
3013 #define _CLC1GLS2_D4N 0x40
3014 #define _CLC1GLS2_LC1G3D4T 0x80
3015 #define _CLC1GLS2_D4T 0x80
3016
3017 //==============================================================================
3018
3019
3020 //==============================================================================
3021 // CLC1GLS3 Bits
3022
3023 extern __at(0x0F17) __sfr CLC1GLS3;
3024
3025 typedef union
3026 {
3027 struct
3028 {
3029 unsigned LC1G4D1N : 1;
3030 unsigned LC1G4D1T : 1;
3031 unsigned LC1G4D2N : 1;
3032 unsigned LC1G4D2T : 1;
3033 unsigned LC1G4D3N : 1;
3034 unsigned LC1G4D3T : 1;
3035 unsigned LC1G4D4N : 1;
3036 unsigned LC1G4D4T : 1;
3037 };
3038
3039 struct
3040 {
3041 unsigned G4D1N : 1;
3042 unsigned G4D1T : 1;
3043 unsigned G4D2N : 1;
3044 unsigned G4D2T : 1;
3045 unsigned G4D3N : 1;
3046 unsigned G4D3T : 1;
3047 unsigned G4D4N : 1;
3048 unsigned G4D4T : 1;
3049 };
3050 } __CLC1GLS3bits_t;
3051
3052 extern __at(0x0F17) volatile __CLC1GLS3bits_t CLC1GLS3bits;
3053
3054 #define _LC1G4D1N 0x01
3055 #define _G4D1N 0x01
3056 #define _LC1G4D1T 0x02
3057 #define _G4D1T 0x02
3058 #define _LC1G4D2N 0x04
3059 #define _G4D2N 0x04
3060 #define _LC1G4D2T 0x08
3061 #define _G4D2T 0x08
3062 #define _LC1G4D3N 0x10
3063 #define _G4D3N 0x10
3064 #define _LC1G4D3T 0x20
3065 #define _G4D3T 0x20
3066 #define _LC1G4D4N 0x40
3067 #define _G4D4N 0x40
3068 #define _LC1G4D4T 0x80
3069 #define _G4D4T 0x80
3070
3071 //==============================================================================
3072
3073
3074 //==============================================================================
3075 // CLC2CON Bits
3076
3077 extern __at(0x0F18) __sfr CLC2CON;
3078
3079 typedef union
3080 {
3081 struct
3082 {
3083 unsigned LC2MODE0 : 1;
3084 unsigned LC2MODE1 : 1;
3085 unsigned LC2MODE2 : 1;
3086 unsigned LC2INTN : 1;
3087 unsigned LC2INTP : 1;
3088 unsigned LC2OUT : 1;
3089 unsigned LC2OE : 1;
3090 unsigned LC2EN : 1;
3091 };
3092
3093 struct
3094 {
3095 unsigned LCMODE0 : 1;
3096 unsigned LCMODE1 : 1;
3097 unsigned LCMODE2 : 1;
3098 unsigned LCINTN : 1;
3099 unsigned LCINTP : 1;
3100 unsigned LCOUT : 1;
3101 unsigned LCOE : 1;
3102 unsigned LCEN : 1;
3103 };
3104
3105 struct
3106 {
3107 unsigned LC2MODE : 3;
3108 unsigned : 5;
3109 };
3110
3111 struct
3112 {
3113 unsigned LCMODE : 3;
3114 unsigned : 5;
3115 };
3116 } __CLC2CONbits_t;
3117
3118 extern __at(0x0F18) volatile __CLC2CONbits_t CLC2CONbits;
3119
3120 #define _CLC2CON_LC2MODE0 0x01
3121 #define _CLC2CON_LCMODE0 0x01
3122 #define _CLC2CON_LC2MODE1 0x02
3123 #define _CLC2CON_LCMODE1 0x02
3124 #define _CLC2CON_LC2MODE2 0x04
3125 #define _CLC2CON_LCMODE2 0x04
3126 #define _CLC2CON_LC2INTN 0x08
3127 #define _CLC2CON_LCINTN 0x08
3128 #define _CLC2CON_LC2INTP 0x10
3129 #define _CLC2CON_LCINTP 0x10
3130 #define _CLC2CON_LC2OUT 0x20
3131 #define _CLC2CON_LCOUT 0x20
3132 #define _CLC2CON_LC2OE 0x40
3133 #define _CLC2CON_LCOE 0x40
3134 #define _CLC2CON_LC2EN 0x80
3135 #define _CLC2CON_LCEN 0x80
3136
3137 //==============================================================================
3138
3139
3140 //==============================================================================
3141 // CLC2POL Bits
3142
3143 extern __at(0x0F19) __sfr CLC2POL;
3144
3145 typedef union
3146 {
3147 struct
3148 {
3149 unsigned LC2G1POL : 1;
3150 unsigned LC2G2POL : 1;
3151 unsigned LC2G3POL : 1;
3152 unsigned LC2G4POL : 1;
3153 unsigned : 1;
3154 unsigned : 1;
3155 unsigned : 1;
3156 unsigned LC2POL : 1;
3157 };
3158
3159 struct
3160 {
3161 unsigned G1POL : 1;
3162 unsigned G2POL : 1;
3163 unsigned G3POL : 1;
3164 unsigned G4POL : 1;
3165 unsigned : 1;
3166 unsigned : 1;
3167 unsigned : 1;
3168 unsigned POL : 1;
3169 };
3170 } __CLC2POLbits_t;
3171
3172 extern __at(0x0F19) volatile __CLC2POLbits_t CLC2POLbits;
3173
3174 #define _CLC2POL_LC2G1POL 0x01
3175 #define _CLC2POL_G1POL 0x01
3176 #define _CLC2POL_LC2G2POL 0x02
3177 #define _CLC2POL_G2POL 0x02
3178 #define _CLC2POL_LC2G3POL 0x04
3179 #define _CLC2POL_G3POL 0x04
3180 #define _CLC2POL_LC2G4POL 0x08
3181 #define _CLC2POL_G4POL 0x08
3182 #define _CLC2POL_LC2POL 0x80
3183 #define _CLC2POL_POL 0x80
3184
3185 //==============================================================================
3186
3187
3188 //==============================================================================
3189 // CLC2SEL0 Bits
3190
3191 extern __at(0x0F1A) __sfr CLC2SEL0;
3192
3193 typedef union
3194 {
3195 struct
3196 {
3197 unsigned LC2D1S0 : 1;
3198 unsigned LC2D1S1 : 1;
3199 unsigned LC2D1S2 : 1;
3200 unsigned : 1;
3201 unsigned LC2D2S0 : 1;
3202 unsigned LC2D2S1 : 1;
3203 unsigned LC2D2S2 : 1;
3204 unsigned : 1;
3205 };
3206
3207 struct
3208 {
3209 unsigned D1S0 : 1;
3210 unsigned D1S1 : 1;
3211 unsigned D1S2 : 1;
3212 unsigned : 1;
3213 unsigned D2S0 : 1;
3214 unsigned D2S1 : 1;
3215 unsigned D2S2 : 1;
3216 unsigned : 1;
3217 };
3218
3219 struct
3220 {
3221 unsigned LC2D1S : 3;
3222 unsigned : 5;
3223 };
3224
3225 struct
3226 {
3227 unsigned D1S : 3;
3228 unsigned : 5;
3229 };
3230
3231 struct
3232 {
3233 unsigned : 4;
3234 unsigned D2S : 3;
3235 unsigned : 1;
3236 };
3237
3238 struct
3239 {
3240 unsigned : 4;
3241 unsigned LC2D2S : 3;
3242 unsigned : 1;
3243 };
3244 } __CLC2SEL0bits_t;
3245
3246 extern __at(0x0F1A) volatile __CLC2SEL0bits_t CLC2SEL0bits;
3247
3248 #define _CLC2SEL0_LC2D1S0 0x01
3249 #define _CLC2SEL0_D1S0 0x01
3250 #define _CLC2SEL0_LC2D1S1 0x02
3251 #define _CLC2SEL0_D1S1 0x02
3252 #define _CLC2SEL0_LC2D1S2 0x04
3253 #define _CLC2SEL0_D1S2 0x04
3254 #define _CLC2SEL0_LC2D2S0 0x10
3255 #define _CLC2SEL0_D2S0 0x10
3256 #define _CLC2SEL0_LC2D2S1 0x20
3257 #define _CLC2SEL0_D2S1 0x20
3258 #define _CLC2SEL0_LC2D2S2 0x40
3259 #define _CLC2SEL0_D2S2 0x40
3260
3261 //==============================================================================
3262
3263
3264 //==============================================================================
3265 // CLC2SEL1 Bits
3266
3267 extern __at(0x0F1B) __sfr CLC2SEL1;
3268
3269 typedef union
3270 {
3271 struct
3272 {
3273 unsigned LC2D3S0 : 1;
3274 unsigned LC2D3S1 : 1;
3275 unsigned LC2D3S2 : 1;
3276 unsigned : 1;
3277 unsigned LC2D4S0 : 1;
3278 unsigned LC2D4S1 : 1;
3279 unsigned LC2D4S2 : 1;
3280 unsigned : 1;
3281 };
3282
3283 struct
3284 {
3285 unsigned D3S0 : 1;
3286 unsigned D3S1 : 1;
3287 unsigned D3S2 : 1;
3288 unsigned : 1;
3289 unsigned D4S0 : 1;
3290 unsigned D4S1 : 1;
3291 unsigned D4S2 : 1;
3292 unsigned : 1;
3293 };
3294
3295 struct
3296 {
3297 unsigned LC2D3S : 3;
3298 unsigned : 5;
3299 };
3300
3301 struct
3302 {
3303 unsigned D3S : 3;
3304 unsigned : 5;
3305 };
3306
3307 struct
3308 {
3309 unsigned : 4;
3310 unsigned D4S : 3;
3311 unsigned : 1;
3312 };
3313
3314 struct
3315 {
3316 unsigned : 4;
3317 unsigned LC2D4S : 3;
3318 unsigned : 1;
3319 };
3320 } __CLC2SEL1bits_t;
3321
3322 extern __at(0x0F1B) volatile __CLC2SEL1bits_t CLC2SEL1bits;
3323
3324 #define _CLC2SEL1_LC2D3S0 0x01
3325 #define _CLC2SEL1_D3S0 0x01
3326 #define _CLC2SEL1_LC2D3S1 0x02
3327 #define _CLC2SEL1_D3S1 0x02
3328 #define _CLC2SEL1_LC2D3S2 0x04
3329 #define _CLC2SEL1_D3S2 0x04
3330 #define _CLC2SEL1_LC2D4S0 0x10
3331 #define _CLC2SEL1_D4S0 0x10
3332 #define _CLC2SEL1_LC2D4S1 0x20
3333 #define _CLC2SEL1_D4S1 0x20
3334 #define _CLC2SEL1_LC2D4S2 0x40
3335 #define _CLC2SEL1_D4S2 0x40
3336
3337 //==============================================================================
3338
3339
3340 //==============================================================================
3341 // CLC2GLS0 Bits
3342
3343 extern __at(0x0F1C) __sfr CLC2GLS0;
3344
3345 typedef union
3346 {
3347 struct
3348 {
3349 unsigned LC2G1D1N : 1;
3350 unsigned LC2G1D1T : 1;
3351 unsigned LC2G1D2N : 1;
3352 unsigned LC2G1D2T : 1;
3353 unsigned LC2G1D3N : 1;
3354 unsigned LC2G1D3T : 1;
3355 unsigned LC2G1D4N : 1;
3356 unsigned LC2G1D4T : 1;
3357 };
3358
3359 struct
3360 {
3361 unsigned D1N : 1;
3362 unsigned D1T : 1;
3363 unsigned D2N : 1;
3364 unsigned D2T : 1;
3365 unsigned D3N : 1;
3366 unsigned D3T : 1;
3367 unsigned D4N : 1;
3368 unsigned D4T : 1;
3369 };
3370 } __CLC2GLS0bits_t;
3371
3372 extern __at(0x0F1C) volatile __CLC2GLS0bits_t CLC2GLS0bits;
3373
3374 #define _CLC2GLS0_LC2G1D1N 0x01
3375 #define _CLC2GLS0_D1N 0x01
3376 #define _CLC2GLS0_LC2G1D1T 0x02
3377 #define _CLC2GLS0_D1T 0x02
3378 #define _CLC2GLS0_LC2G1D2N 0x04
3379 #define _CLC2GLS0_D2N 0x04
3380 #define _CLC2GLS0_LC2G1D2T 0x08
3381 #define _CLC2GLS0_D2T 0x08
3382 #define _CLC2GLS0_LC2G1D3N 0x10
3383 #define _CLC2GLS0_D3N 0x10
3384 #define _CLC2GLS0_LC2G1D3T 0x20
3385 #define _CLC2GLS0_D3T 0x20
3386 #define _CLC2GLS0_LC2G1D4N 0x40
3387 #define _CLC2GLS0_D4N 0x40
3388 #define _CLC2GLS0_LC2G1D4T 0x80
3389 #define _CLC2GLS0_D4T 0x80
3390
3391 //==============================================================================
3392
3393
3394 //==============================================================================
3395 // CLC2GLS1 Bits
3396
3397 extern __at(0x0F1D) __sfr CLC2GLS1;
3398
3399 typedef union
3400 {
3401 struct
3402 {
3403 unsigned LC2G2D1N : 1;
3404 unsigned LC2G2D1T : 1;
3405 unsigned LC2G2D2N : 1;
3406 unsigned LC2G2D2T : 1;
3407 unsigned LC2G2D3N : 1;
3408 unsigned LC2G2D3T : 1;
3409 unsigned LC2G2D4N : 1;
3410 unsigned LC2G2D4T : 1;
3411 };
3412
3413 struct
3414 {
3415 unsigned D1N : 1;
3416 unsigned D1T : 1;
3417 unsigned D2N : 1;
3418 unsigned D2T : 1;
3419 unsigned D3N : 1;
3420 unsigned D3T : 1;
3421 unsigned D4N : 1;
3422 unsigned D4T : 1;
3423 };
3424 } __CLC2GLS1bits_t;
3425
3426 extern __at(0x0F1D) volatile __CLC2GLS1bits_t CLC2GLS1bits;
3427
3428 #define _CLC2GLS1_LC2G2D1N 0x01
3429 #define _CLC2GLS1_D1N 0x01
3430 #define _CLC2GLS1_LC2G2D1T 0x02
3431 #define _CLC2GLS1_D1T 0x02
3432 #define _CLC2GLS1_LC2G2D2N 0x04
3433 #define _CLC2GLS1_D2N 0x04
3434 #define _CLC2GLS1_LC2G2D2T 0x08
3435 #define _CLC2GLS1_D2T 0x08
3436 #define _CLC2GLS1_LC2G2D3N 0x10
3437 #define _CLC2GLS1_D3N 0x10
3438 #define _CLC2GLS1_LC2G2D3T 0x20
3439 #define _CLC2GLS1_D3T 0x20
3440 #define _CLC2GLS1_LC2G2D4N 0x40
3441 #define _CLC2GLS1_D4N 0x40
3442 #define _CLC2GLS1_LC2G2D4T 0x80
3443 #define _CLC2GLS1_D4T 0x80
3444
3445 //==============================================================================
3446
3447
3448 //==============================================================================
3449 // CLC2GLS2 Bits
3450
3451 extern __at(0x0F1E) __sfr CLC2GLS2;
3452
3453 typedef union
3454 {
3455 struct
3456 {
3457 unsigned LC2G3D1N : 1;
3458 unsigned LC2G3D1T : 1;
3459 unsigned LC2G3D2N : 1;
3460 unsigned LC2G3D2T : 1;
3461 unsigned LC2G3D3N : 1;
3462 unsigned LC2G3D3T : 1;
3463 unsigned LC2G3D4N : 1;
3464 unsigned LC2G3D4T : 1;
3465 };
3466
3467 struct
3468 {
3469 unsigned D1N : 1;
3470 unsigned D1T : 1;
3471 unsigned D2N : 1;
3472 unsigned D2T : 1;
3473 unsigned D3N : 1;
3474 unsigned D3T : 1;
3475 unsigned D4N : 1;
3476 unsigned D4T : 1;
3477 };
3478 } __CLC2GLS2bits_t;
3479
3480 extern __at(0x0F1E) volatile __CLC2GLS2bits_t CLC2GLS2bits;
3481
3482 #define _CLC2GLS2_LC2G3D1N 0x01
3483 #define _CLC2GLS2_D1N 0x01
3484 #define _CLC2GLS2_LC2G3D1T 0x02
3485 #define _CLC2GLS2_D1T 0x02
3486 #define _CLC2GLS2_LC2G3D2N 0x04
3487 #define _CLC2GLS2_D2N 0x04
3488 #define _CLC2GLS2_LC2G3D2T 0x08
3489 #define _CLC2GLS2_D2T 0x08
3490 #define _CLC2GLS2_LC2G3D3N 0x10
3491 #define _CLC2GLS2_D3N 0x10
3492 #define _CLC2GLS2_LC2G3D3T 0x20
3493 #define _CLC2GLS2_D3T 0x20
3494 #define _CLC2GLS2_LC2G3D4N 0x40
3495 #define _CLC2GLS2_D4N 0x40
3496 #define _CLC2GLS2_LC2G3D4T 0x80
3497 #define _CLC2GLS2_D4T 0x80
3498
3499 //==============================================================================
3500
3501
3502 //==============================================================================
3503 // CLC2GLS3 Bits
3504
3505 extern __at(0x0F1F) __sfr CLC2GLS3;
3506
3507 typedef union
3508 {
3509 struct
3510 {
3511 unsigned LC2G4D1N : 1;
3512 unsigned LC2G4D1T : 1;
3513 unsigned LC2G4D2N : 1;
3514 unsigned LC2G4D2T : 1;
3515 unsigned LC2G4D3N : 1;
3516 unsigned LC2G4D3T : 1;
3517 unsigned LC2G4D4N : 1;
3518 unsigned LC2G4D4T : 1;
3519 };
3520
3521 struct
3522 {
3523 unsigned G4D1N : 1;
3524 unsigned G4D1T : 1;
3525 unsigned G4D2N : 1;
3526 unsigned G4D2T : 1;
3527 unsigned G4D3N : 1;
3528 unsigned G4D3T : 1;
3529 unsigned G4D4N : 1;
3530 unsigned G4D4T : 1;
3531 };
3532 } __CLC2GLS3bits_t;
3533
3534 extern __at(0x0F1F) volatile __CLC2GLS3bits_t CLC2GLS3bits;
3535
3536 #define _CLC2GLS3_LC2G4D1N 0x01
3537 #define _CLC2GLS3_G4D1N 0x01
3538 #define _CLC2GLS3_LC2G4D1T 0x02
3539 #define _CLC2GLS3_G4D1T 0x02
3540 #define _CLC2GLS3_LC2G4D2N 0x04
3541 #define _CLC2GLS3_G4D2N 0x04
3542 #define _CLC2GLS3_LC2G4D2T 0x08
3543 #define _CLC2GLS3_G4D2T 0x08
3544 #define _CLC2GLS3_LC2G4D3N 0x10
3545 #define _CLC2GLS3_G4D3N 0x10
3546 #define _CLC2GLS3_LC2G4D3T 0x20
3547 #define _CLC2GLS3_G4D3T 0x20
3548 #define _CLC2GLS3_LC2G4D4N 0x40
3549 #define _CLC2GLS3_G4D4N 0x40
3550 #define _CLC2GLS3_LC2G4D4T 0x80
3551 #define _CLC2GLS3_G4D4T 0x80
3552
3553 //==============================================================================
3554
3555 extern __at(0x0FE3) __sfr BSR_ICDSHAD;
3556
3557 //==============================================================================
3558 // STATUS_SHAD Bits
3559
3560 extern __at(0x0FE4) __sfr STATUS_SHAD;
3561
3562 typedef struct
3563 {
3564 unsigned C_SHAD : 1;
3565 unsigned DC_SHAD : 1;
3566 unsigned Z_SHAD : 1;
3567 unsigned : 1;
3568 unsigned : 1;
3569 unsigned : 1;
3570 unsigned : 1;
3571 unsigned : 1;
3572 } __STATUS_SHADbits_t;
3573
3574 extern __at(0x0FE4) volatile __STATUS_SHADbits_t STATUS_SHADbits;
3575
3576 #define _C_SHAD 0x01
3577 #define _DC_SHAD 0x02
3578 #define _Z_SHAD 0x04
3579
3580 //==============================================================================
3581
3582 extern __at(0x0FE5) __sfr WREG_SHAD;
3583 extern __at(0x0FE6) __sfr BSR_SHAD;
3584 extern __at(0x0FE7) __sfr PCLATH_SHAD;
3585 extern __at(0x0FE8) __sfr FSR0L_SHAD;
3586 extern __at(0x0FE9) __sfr FSR0H_SHAD;
3587 extern __at(0x0FEA) __sfr FSR1L_SHAD;
3588 extern __at(0x0FEB) __sfr FSR1H_SHAD;
3589 extern __at(0x0FED) __sfr STKPTR;
3590 extern __at(0x0FEE) __sfr TOSL;
3591 extern __at(0x0FEF) __sfr TOSH;
3592
3593 //==============================================================================
3594 //
3595 // Configuration Bits
3596 //
3597 //==============================================================================
3598
3599 #define _CONFIG1 0x8007
3600 #define _CONFIG2 0x8008
3601
3602 //----------------------------- CONFIG1 Options -------------------------------
3603
3604 #define _FOSC_INTOSC 0x3FFC // Internal Oscillator, I/O function on OSC1.
3605 #define _FOSC_ECL 0x3FFD // External Clock, Low Power Mode.
3606 #define _FOSC_ECM 0x3FFE // External Clock, Medium Power Mode.
3607 #define _FOSC_ECH 0x3FFF // External Clock, High Power Mode.
3608 #define _WDTE_OFF 0x3FE7 // WDT disabled.
3609 #define _WDTE_SWDTEN 0x3FEF // WDT controlled by the SWDTEN bit in the WDTCON register.
3610 #define _WDTE_NSLEEP 0x3FF7 // WDT enabled while running and disabled in Sleep.
3611 #define _WDTE_ON 0x3FFF // WDT enabled.
3612 #define _PWRTE_ON 0x3FDF // PWRT enabled.
3613 #define _PWRTE_OFF 0x3FFF // PWRT disabled.
3614 #define _MCLRE_OFF 0x3FBF // MCLR/VPP pin function is digital input.
3615 #define _MCLRE_ON 0x3FFF // MCLR/VPP pin function is MCLR.
3616 #define _CP_ON 0x3F7F // Program memory code protection is enabled.
3617 #define _CP_OFF 0x3FFF // Program memory code protection is disabled.
3618 #define _BOREN_OFF 0x39FF // Brown-out Reset disabled.
3619 #define _BOREN_SBODEN 0x3BFF // Brown-out Reset controlled by the SBOREN bit in the BORCON register.
3620 #define _BOREN_NSLEEP 0x3DFF // Brown-out Reset enabled while running and disabled in Sleep.
3621 #define _BOREN_ON 0x3FFF // Brown-out Reset enabled.
3622 #define _CLKOUTEN_ON 0x37FF // CLKOUT function is enabled on the CLKOUT pin.
3623 #define _CLKOUTEN_OFF 0x3FFF // CLKOUT function is disabled. I/O or oscillator function on the CLKOUT pin.
3624
3625 //----------------------------- CONFIG2 Options -------------------------------
3626
3627 #define _WRT_ALL 0x3FFC // 000h to 1FFFh write protected, no addresses may be modified by EECON control.
3628 #define _WRT_HALF 0x3FFD // 000h to FFFh write protected, 1000h to 1FFFh may be modified by EECON control.
3629 #define _WRT_BOOT 0x3FFE // 000h to 1FFh write protected, 200h to 1FFFh may be modified by EECON control.
3630 #define _WRT_OFF 0x3FFF // Write protection off.
3631 #define _STVREN_OFF 0x3DFF // Stack Overflow or Underflow will not cause a Reset.
3632 #define _STVREN_ON 0x3FFF // Stack Overflow or Underflow will cause a Reset.
3633 #define _BORV_HI 0x3BFF // Brown-out Reset Voltage (Vbor), high trip point selected.
3634 #define _BORV_LO 0x3FFF // Brown-out Reset Voltage (Vbor), low trip point selected.
3635 #define _LPBOR_ON 0x37FF // Low-Power BOR is enabled.
3636 #define _LPBOR_OFF 0x3FFF // Low-Power BOR is disabled.
3637 #define _LVP_OFF 0x1FFF // High-voltage on MCLR/VPP must be used for programming.
3638 #define _LVP_ON 0x3FFF // Low-voltage programming enabled.
3639
3640 //==============================================================================
3641
3642 #define _DEVID1 0x8006
3643
3644 #define _IDLOC0 0x8000
3645 #define _IDLOC1 0x8001
3646 #define _IDLOC2 0x8002
3647 #define _IDLOC3 0x8003
3648
3649 //==============================================================================
3650
3651 #ifndef NO_BIT_DEFINES
3652
3653 #define ADON ADCON0bits.ADON // bit 0
3654 #define GO_NOT_DONE ADCON0bits.GO_NOT_DONE // bit 1, shadows bit in ADCON0bits
3655 #define ADGO ADCON0bits.ADGO // bit 1, shadows bit in ADCON0bits
3656 #define GO ADCON0bits.GO // bit 1, shadows bit in ADCON0bits
3657 #define CHS0 ADCON0bits.CHS0 // bit 2
3658 #define CHS1 ADCON0bits.CHS1 // bit 3
3659 #define CHS2 ADCON0bits.CHS2 // bit 4
3660 #define CHS3 ADCON0bits.CHS3 // bit 5
3661 #define CHS4 ADCON0bits.CHS4 // bit 6
3662
3663 #define ADPREF0 ADCON1bits.ADPREF0 // bit 0
3664 #define ADPREF1 ADCON1bits.ADPREF1 // bit 1
3665 #define ADCS0 ADCON1bits.ADCS0 // bit 4
3666 #define ADCS1 ADCON1bits.ADCS1 // bit 5
3667 #define ADCS2 ADCON1bits.ADCS2 // bit 6
3668 #define ADFM ADCON1bits.ADFM // bit 7
3669
3670 #define TRIGSEL0 ADCON2bits.TRIGSEL0 // bit 4
3671 #define TRIGSEL1 ADCON2bits.TRIGSEL1 // bit 5
3672 #define TRIGSEL2 ADCON2bits.TRIGSEL2 // bit 6
3673 #define TRIGSEL3 ADCON2bits.TRIGSEL3 // bit 7
3674
3675 #define ANSA0 ANSELAbits.ANSA0 // bit 0
3676 #define ANSA1 ANSELAbits.ANSA1 // bit 1
3677 #define ANSA2 ANSELAbits.ANSA2 // bit 2
3678 #define ANSA4 ANSELAbits.ANSA4 // bit 4
3679
3680 #define ANSB4 ANSELBbits.ANSB4 // bit 4
3681 #define ANSB5 ANSELBbits.ANSB5 // bit 5
3682
3683 #define ANSC0 ANSELCbits.ANSC0 // bit 0
3684 #define ANSC1 ANSELCbits.ANSC1 // bit 1
3685 #define ANSC2 ANSELCbits.ANSC2 // bit 2
3686 #define ANSC3 ANSELCbits.ANSC3 // bit 3
3687 #define ANSC6 ANSELCbits.ANSC6 // bit 6
3688 #define ANSC7 ANSELCbits.ANSC7 // bit 7
3689
3690 #define NCO1SEL APFCONbits.NCO1SEL // bit 0
3691 #define CLC1SEL APFCONbits.CLC1SEL // bit 1
3692
3693 #define BORRDY BORCONbits.BORRDY // bit 0
3694 #define BORFS BORCONbits.BORFS // bit 6
3695 #define SBOREN BORCONbits.SBOREN // bit 7
3696
3697 #define BSR0 BSRbits.BSR0 // bit 0
3698 #define BSR1 BSRbits.BSR1 // bit 1
3699 #define BSR2 BSRbits.BSR2 // bit 2
3700 #define BSR3 BSRbits.BSR3 // bit 3
3701 #define BSR4 BSRbits.BSR4 // bit 4
3702
3703 #define LC1MODE0 CLC1CONbits.LC1MODE0 // bit 0, shadows bit in CLC1CONbits
3704 #define LCMODE0 CLC1CONbits.LCMODE0 // bit 0, shadows bit in CLC1CONbits
3705 #define LC1MODE1 CLC1CONbits.LC1MODE1 // bit 1, shadows bit in CLC1CONbits
3706 #define LCMODE1 CLC1CONbits.LCMODE1 // bit 1, shadows bit in CLC1CONbits
3707 #define LC1MODE2 CLC1CONbits.LC1MODE2 // bit 2, shadows bit in CLC1CONbits
3708 #define LCMODE2 CLC1CONbits.LCMODE2 // bit 2, shadows bit in CLC1CONbits
3709 #define LC1INTN CLC1CONbits.LC1INTN // bit 3, shadows bit in CLC1CONbits
3710 #define LCINTN CLC1CONbits.LCINTN // bit 3, shadows bit in CLC1CONbits
3711 #define LC1INTP CLC1CONbits.LC1INTP // bit 4, shadows bit in CLC1CONbits
3712 #define LCINTP CLC1CONbits.LCINTP // bit 4, shadows bit in CLC1CONbits
3713 #define LC1OUT CLC1CONbits.LC1OUT // bit 5, shadows bit in CLC1CONbits
3714 #define LCOUT CLC1CONbits.LCOUT // bit 5, shadows bit in CLC1CONbits
3715 #define LC1OE CLC1CONbits.LC1OE // bit 6, shadows bit in CLC1CONbits
3716 #define LCOE CLC1CONbits.LCOE // bit 6, shadows bit in CLC1CONbits
3717 #define LC1EN CLC1CONbits.LC1EN // bit 7, shadows bit in CLC1CONbits
3718 #define LCEN CLC1CONbits.LCEN // bit 7, shadows bit in CLC1CONbits
3719
3720 #define LC1G1D1N CLC1GLS0bits.LC1G1D1N // bit 0, shadows bit in CLC1GLS0bits
3721 #define D1N CLC1GLS0bits.D1N // bit 0, shadows bit in CLC1GLS0bits
3722 #define LC1G1D1T CLC1GLS0bits.LC1G1D1T // bit 1, shadows bit in CLC1GLS0bits
3723 #define D1T CLC1GLS0bits.D1T // bit 1, shadows bit in CLC1GLS0bits
3724 #define LC1G1D2N CLC1GLS0bits.LC1G1D2N // bit 2, shadows bit in CLC1GLS0bits
3725 #define D2N CLC1GLS0bits.D2N // bit 2, shadows bit in CLC1GLS0bits
3726 #define LC1G1D2T CLC1GLS0bits.LC1G1D2T // bit 3, shadows bit in CLC1GLS0bits
3727 #define D2T CLC1GLS0bits.D2T // bit 3, shadows bit in CLC1GLS0bits
3728 #define LC1G1D3N CLC1GLS0bits.LC1G1D3N // bit 4, shadows bit in CLC1GLS0bits
3729 #define D3N CLC1GLS0bits.D3N // bit 4, shadows bit in CLC1GLS0bits
3730 #define LC1G1D3T CLC1GLS0bits.LC1G1D3T // bit 5, shadows bit in CLC1GLS0bits
3731 #define D3T CLC1GLS0bits.D3T // bit 5, shadows bit in CLC1GLS0bits
3732 #define LC1G1D4N CLC1GLS0bits.LC1G1D4N // bit 6, shadows bit in CLC1GLS0bits
3733 #define D4N CLC1GLS0bits.D4N // bit 6, shadows bit in CLC1GLS0bits
3734 #define LC1G1D4T CLC1GLS0bits.LC1G1D4T // bit 7, shadows bit in CLC1GLS0bits
3735 #define D4T CLC1GLS0bits.D4T // bit 7, shadows bit in CLC1GLS0bits
3736
3737 #define LC1G4D1N CLC1GLS3bits.LC1G4D1N // bit 0, shadows bit in CLC1GLS3bits
3738 #define G4D1N CLC1GLS3bits.G4D1N // bit 0, shadows bit in CLC1GLS3bits
3739 #define LC1G4D1T CLC1GLS3bits.LC1G4D1T // bit 1, shadows bit in CLC1GLS3bits
3740 #define G4D1T CLC1GLS3bits.G4D1T // bit 1, shadows bit in CLC1GLS3bits
3741 #define LC1G4D2N CLC1GLS3bits.LC1G4D2N // bit 2, shadows bit in CLC1GLS3bits
3742 #define G4D2N CLC1GLS3bits.G4D2N // bit 2, shadows bit in CLC1GLS3bits
3743 #define LC1G4D2T CLC1GLS3bits.LC1G4D2T // bit 3, shadows bit in CLC1GLS3bits
3744 #define G4D2T CLC1GLS3bits.G4D2T // bit 3, shadows bit in CLC1GLS3bits
3745 #define LC1G4D3N CLC1GLS3bits.LC1G4D3N // bit 4, shadows bit in CLC1GLS3bits
3746 #define G4D3N CLC1GLS3bits.G4D3N // bit 4, shadows bit in CLC1GLS3bits
3747 #define LC1G4D3T CLC1GLS3bits.LC1G4D3T // bit 5, shadows bit in CLC1GLS3bits
3748 #define G4D3T CLC1GLS3bits.G4D3T // bit 5, shadows bit in CLC1GLS3bits
3749 #define LC1G4D4N CLC1GLS3bits.LC1G4D4N // bit 6, shadows bit in CLC1GLS3bits
3750 #define G4D4N CLC1GLS3bits.G4D4N // bit 6, shadows bit in CLC1GLS3bits
3751 #define LC1G4D4T CLC1GLS3bits.LC1G4D4T // bit 7, shadows bit in CLC1GLS3bits
3752 #define G4D4T CLC1GLS3bits.G4D4T // bit 7, shadows bit in CLC1GLS3bits
3753
3754 #define LC1G1POL CLC1POLbits.LC1G1POL // bit 0, shadows bit in CLC1POLbits
3755 #define G1POL CLC1POLbits.G1POL // bit 0, shadows bit in CLC1POLbits
3756 #define LC1G2POL CLC1POLbits.LC1G2POL // bit 1, shadows bit in CLC1POLbits
3757 #define G2POL CLC1POLbits.G2POL // bit 1, shadows bit in CLC1POLbits
3758 #define LC1G3POL CLC1POLbits.LC1G3POL // bit 2, shadows bit in CLC1POLbits
3759 #define G3POL CLC1POLbits.G3POL // bit 2, shadows bit in CLC1POLbits
3760 #define LC1G4POL CLC1POLbits.LC1G4POL // bit 3, shadows bit in CLC1POLbits
3761 #define G4POL CLC1POLbits.G4POL // bit 3, shadows bit in CLC1POLbits
3762 #define LC1POL CLC1POLbits.LC1POL // bit 7, shadows bit in CLC1POLbits
3763 #define POL CLC1POLbits.POL // bit 7, shadows bit in CLC1POLbits
3764
3765 #define LC1D1S0 CLC1SEL0bits.LC1D1S0 // bit 0, shadows bit in CLC1SEL0bits
3766 #define D1S0 CLC1SEL0bits.D1S0 // bit 0, shadows bit in CLC1SEL0bits
3767 #define LC1D1S1 CLC1SEL0bits.LC1D1S1 // bit 1, shadows bit in CLC1SEL0bits
3768 #define D1S1 CLC1SEL0bits.D1S1 // bit 1, shadows bit in CLC1SEL0bits
3769 #define LC1D1S2 CLC1SEL0bits.LC1D1S2 // bit 2, shadows bit in CLC1SEL0bits
3770 #define D1S2 CLC1SEL0bits.D1S2 // bit 2, shadows bit in CLC1SEL0bits
3771 #define LC1D2S0 CLC1SEL0bits.LC1D2S0 // bit 4, shadows bit in CLC1SEL0bits
3772 #define D2S0 CLC1SEL0bits.D2S0 // bit 4, shadows bit in CLC1SEL0bits
3773 #define LC1D2S1 CLC1SEL0bits.LC1D2S1 // bit 5, shadows bit in CLC1SEL0bits
3774 #define D2S1 CLC1SEL0bits.D2S1 // bit 5, shadows bit in CLC1SEL0bits
3775 #define LC1D2S2 CLC1SEL0bits.LC1D2S2 // bit 6, shadows bit in CLC1SEL0bits
3776 #define D2S2 CLC1SEL0bits.D2S2 // bit 6, shadows bit in CLC1SEL0bits
3777
3778 #define LC1D3S0 CLC1SEL1bits.LC1D3S0 // bit 0, shadows bit in CLC1SEL1bits
3779 #define D3S0 CLC1SEL1bits.D3S0 // bit 0, shadows bit in CLC1SEL1bits
3780 #define LC1D3S1 CLC1SEL1bits.LC1D3S1 // bit 1, shadows bit in CLC1SEL1bits
3781 #define D3S1 CLC1SEL1bits.D3S1 // bit 1, shadows bit in CLC1SEL1bits
3782 #define LC1D3S2 CLC1SEL1bits.LC1D3S2 // bit 2, shadows bit in CLC1SEL1bits
3783 #define D3S2 CLC1SEL1bits.D3S2 // bit 2, shadows bit in CLC1SEL1bits
3784 #define LC1D4S0 CLC1SEL1bits.LC1D4S0 // bit 4, shadows bit in CLC1SEL1bits
3785 #define D4S0 CLC1SEL1bits.D4S0 // bit 4, shadows bit in CLC1SEL1bits
3786 #define LC1D4S1 CLC1SEL1bits.LC1D4S1 // bit 5, shadows bit in CLC1SEL1bits
3787 #define D4S1 CLC1SEL1bits.D4S1 // bit 5, shadows bit in CLC1SEL1bits
3788 #define LC1D4S2 CLC1SEL1bits.LC1D4S2 // bit 6, shadows bit in CLC1SEL1bits
3789 #define D4S2 CLC1SEL1bits.D4S2 // bit 6, shadows bit in CLC1SEL1bits
3790
3791 #define MCLC1OUT CLCDATAbits.MCLC1OUT // bit 0
3792 #define MCLC2OUT CLCDATAbits.MCLC2OUT // bit 1
3793
3794 #define G1CS0 CWG1CON0bits.G1CS0 // bit 0
3795 #define G1POLA CWG1CON0bits.G1POLA // bit 3
3796 #define G1POLB CWG1CON0bits.G1POLB // bit 4
3797 #define G1OEA CWG1CON0bits.G1OEA // bit 5
3798 #define G1OEB CWG1CON0bits.G1OEB // bit 6
3799 #define G1EN CWG1CON0bits.G1EN // bit 7
3800
3801 #define G1IS0 CWG1CON1bits.G1IS0 // bit 0
3802 #define G1IS1 CWG1CON1bits.G1IS1 // bit 1
3803 #define G1IS2 CWG1CON1bits.G1IS2 // bit 2
3804 #define G1ASDLA0 CWG1CON1bits.G1ASDLA0 // bit 4
3805 #define G1ASDLA1 CWG1CON1bits.G1ASDLA1 // bit 5
3806 #define G1ASDLB0 CWG1CON1bits.G1ASDLB0 // bit 6
3807 #define G1ASDLB1 CWG1CON1bits.G1ASDLB1 // bit 7
3808
3809 #define G1ASDSCLC2 CWG1CON2bits.G1ASDSCLC2 // bit 0
3810 #define G1ASDSFLT CWG1CON2bits.G1ASDSFLT // bit 1
3811 #define G1ARSEN CWG1CON2bits.G1ARSEN // bit 6
3812 #define G1ASE CWG1CON2bits.G1ASE // bit 7
3813
3814 #define CWG1DBF0 CWG1DBFbits.CWG1DBF0 // bit 0
3815 #define CWG1DBF1 CWG1DBFbits.CWG1DBF1 // bit 1
3816 #define CWG1DBF2 CWG1DBFbits.CWG1DBF2 // bit 2
3817 #define CWG1DBF3 CWG1DBFbits.CWG1DBF3 // bit 3
3818 #define CWG1DBF4 CWG1DBFbits.CWG1DBF4 // bit 4
3819 #define CWG1DBF5 CWG1DBFbits.CWG1DBF5 // bit 5
3820
3821 #define CWG1DBR0 CWG1DBRbits.CWG1DBR0 // bit 0
3822 #define CWG1DBR1 CWG1DBRbits.CWG1DBR1 // bit 1
3823 #define CWG1DBR2 CWG1DBRbits.CWG1DBR2 // bit 2
3824 #define CWG1DBR3 CWG1DBRbits.CWG1DBR3 // bit 3
3825 #define CWG1DBR4 CWG1DBRbits.CWG1DBR4 // bit 4
3826 #define CWG1DBR5 CWG1DBRbits.CWG1DBR5 // bit 5
3827
3828 #define ADFVR0 FVRCONbits.ADFVR0 // bit 0
3829 #define ADFVR1 FVRCONbits.ADFVR1 // bit 1
3830 #define TSRNG FVRCONbits.TSRNG // bit 4
3831 #define TSEN FVRCONbits.TSEN // bit 5
3832 #define FVRRDY FVRCONbits.FVRRDY // bit 6
3833 #define FVREN FVRCONbits.FVREN // bit 7
3834
3835 #define IOCIF INTCONbits.IOCIF // bit 0
3836 #define INTF INTCONbits.INTF // bit 1
3837 #define TMR0IF INTCONbits.TMR0IF // bit 2, shadows bit in INTCONbits
3838 #define T0IF INTCONbits.T0IF // bit 2, shadows bit in INTCONbits
3839 #define IOCIE INTCONbits.IOCIE // bit 3
3840 #define INTE INTCONbits.INTE // bit 4
3841 #define TMR0IE INTCONbits.TMR0IE // bit 5, shadows bit in INTCONbits
3842 #define T0IE INTCONbits.T0IE // bit 5, shadows bit in INTCONbits
3843 #define PEIE INTCONbits.PEIE // bit 6
3844 #define GIE INTCONbits.GIE // bit 7
3845
3846 #define IOCAF0 IOCAFbits.IOCAF0 // bit 0
3847 #define IOCAF1 IOCAFbits.IOCAF1 // bit 1
3848 #define IOCAF2 IOCAFbits.IOCAF2 // bit 2
3849 #define IOCAF3 IOCAFbits.IOCAF3 // bit 3
3850 #define IOCAF4 IOCAFbits.IOCAF4 // bit 4
3851 #define IOCAF5 IOCAFbits.IOCAF5 // bit 5
3852
3853 #define IOCAN0 IOCANbits.IOCAN0 // bit 0
3854 #define IOCAN1 IOCANbits.IOCAN1 // bit 1
3855 #define IOCAN2 IOCANbits.IOCAN2 // bit 2
3856 #define IOCAN3 IOCANbits.IOCAN3 // bit 3
3857 #define IOCAN4 IOCANbits.IOCAN4 // bit 4
3858 #define IOCAN5 IOCANbits.IOCAN5 // bit 5
3859
3860 #define IOCAP0 IOCAPbits.IOCAP0 // bit 0
3861 #define IOCAP1 IOCAPbits.IOCAP1 // bit 1
3862 #define IOCAP2 IOCAPbits.IOCAP2 // bit 2
3863 #define IOCAP3 IOCAPbits.IOCAP3 // bit 3
3864 #define IOCAP4 IOCAPbits.IOCAP4 // bit 4
3865 #define IOCAP5 IOCAPbits.IOCAP5 // bit 5
3866
3867 #define IOCBF4 IOCBFbits.IOCBF4 // bit 4
3868 #define IOCBF5 IOCBFbits.IOCBF5 // bit 5
3869 #define IOCBF6 IOCBFbits.IOCBF6 // bit 6
3870 #define IOCBF7 IOCBFbits.IOCBF7 // bit 7
3871
3872 #define IOCBN4 IOCBNbits.IOCBN4 // bit 4
3873 #define IOCBN5 IOCBNbits.IOCBN5 // bit 5
3874 #define IOCBN6 IOCBNbits.IOCBN6 // bit 6
3875 #define IOCBN7 IOCBNbits.IOCBN7 // bit 7
3876
3877 #define IOCBP4 IOCBPbits.IOCBP4 // bit 4
3878 #define IOCBP5 IOCBPbits.IOCBP5 // bit 5
3879 #define IOCBP6 IOCBPbits.IOCBP6 // bit 6
3880 #define IOCBP7 IOCBPbits.IOCBP7 // bit 7
3881
3882 #define LATA0 LATAbits.LATA0 // bit 0
3883 #define LATA1 LATAbits.LATA1 // bit 1
3884 #define LATA2 LATAbits.LATA2 // bit 2
3885 #define LATA4 LATAbits.LATA4 // bit 4
3886 #define LATA5 LATAbits.LATA5 // bit 5
3887
3888 #define LATB4 LATBbits.LATB4 // bit 4
3889 #define LATB5 LATBbits.LATB5 // bit 5
3890 #define LATB6 LATBbits.LATB6 // bit 6
3891 #define LATB7 LATBbits.LATB7 // bit 7
3892
3893 #define LATC0 LATCbits.LATC0 // bit 0
3894 #define LATC1 LATCbits.LATC1 // bit 1
3895 #define LATC2 LATCbits.LATC2 // bit 2
3896 #define LATC3 LATCbits.LATC3 // bit 3
3897 #define LATC4 LATCbits.LATC4 // bit 4
3898 #define LATC5 LATCbits.LATC5 // bit 5
3899 #define LATC6 LATCbits.LATC6 // bit 6
3900 #define LATC7 LATCbits.LATC7 // bit 7
3901
3902 #define NCO1ACC8 NCO1ACCHbits.NCO1ACC8 // bit 0
3903 #define NCO1ACC9 NCO1ACCHbits.NCO1ACC9 // bit 1
3904 #define NCO1ACC10 NCO1ACCHbits.NCO1ACC10 // bit 2
3905 #define NCO1ACC11 NCO1ACCHbits.NCO1ACC11 // bit 3
3906 #define NCO1ACC12 NCO1ACCHbits.NCO1ACC12 // bit 4
3907 #define NCO1ACC13 NCO1ACCHbits.NCO1ACC13 // bit 5
3908 #define NCO1ACC14 NCO1ACCHbits.NCO1ACC14 // bit 6
3909 #define NCO1ACC15 NCO1ACCHbits.NCO1ACC15 // bit 7
3910
3911 #define NCO1ACC0 NCO1ACCLbits.NCO1ACC0 // bit 0
3912 #define NCO1ACC1 NCO1ACCLbits.NCO1ACC1 // bit 1
3913 #define NCO1ACC2 NCO1ACCLbits.NCO1ACC2 // bit 2
3914 #define NCO1ACC3 NCO1ACCLbits.NCO1ACC3 // bit 3
3915 #define NCO1ACC4 NCO1ACCLbits.NCO1ACC4 // bit 4
3916 #define NCO1ACC5 NCO1ACCLbits.NCO1ACC5 // bit 5
3917 #define NCO1ACC6 NCO1ACCLbits.NCO1ACC6 // bit 6
3918 #define NCO1ACC7 NCO1ACCLbits.NCO1ACC7 // bit 7
3919
3920 #define NCO1ACC16 NCO1ACCUbits.NCO1ACC16 // bit 0
3921 #define NCO1ACC17 NCO1ACCUbits.NCO1ACC17 // bit 1
3922 #define NCO1ACC18 NCO1ACCUbits.NCO1ACC18 // bit 2
3923 #define NCO1ACC19 NCO1ACCUbits.NCO1ACC19 // bit 3
3924
3925 #define N1CKS0 NCO1CLKbits.N1CKS0 // bit 0
3926 #define N1CKS1 NCO1CLKbits.N1CKS1 // bit 1
3927 #define N1PWS0 NCO1CLKbits.N1PWS0 // bit 5
3928 #define N1PWS1 NCO1CLKbits.N1PWS1 // bit 6
3929 #define N1PWS2 NCO1CLKbits.N1PWS2 // bit 7
3930
3931 #define N1PFM NCO1CONbits.N1PFM // bit 0
3932 #define N1POL NCO1CONbits.N1POL // bit 4
3933 #define N1OUT NCO1CONbits.N1OUT // bit 5
3934 #define N1OE NCO1CONbits.N1OE // bit 6
3935 #define N1EN NCO1CONbits.N1EN // bit 7
3936
3937 #define NCO1INC8 NCO1INCHbits.NCO1INC8 // bit 0
3938 #define NCO1INC9 NCO1INCHbits.NCO1INC9 // bit 1
3939 #define NCO1INC10 NCO1INCHbits.NCO1INC10 // bit 2
3940 #define NCO1INC11 NCO1INCHbits.NCO1INC11 // bit 3
3941 #define NCO1INC12 NCO1INCHbits.NCO1INC12 // bit 4
3942 #define NCO1INC13 NCO1INCHbits.NCO1INC13 // bit 5
3943 #define NCO1INC14 NCO1INCHbits.NCO1INC14 // bit 6
3944 #define NCO1INC15 NCO1INCHbits.NCO1INC15 // bit 7
3945
3946 #define NCO1INC0 NCO1INCLbits.NCO1INC0 // bit 0
3947 #define NCO1INC1 NCO1INCLbits.NCO1INC1 // bit 1
3948 #define NCO1INC2 NCO1INCLbits.NCO1INC2 // bit 2
3949 #define NCO1INC3 NCO1INCLbits.NCO1INC3 // bit 3
3950 #define NCO1INC4 NCO1INCLbits.NCO1INC4 // bit 4
3951 #define NCO1INC5 NCO1INCLbits.NCO1INC5 // bit 5
3952 #define NCO1INC6 NCO1INCLbits.NCO1INC6 // bit 6
3953 #define NCO1INC7 NCO1INCLbits.NCO1INC7 // bit 7
3954
3955 #define PS0 OPTION_REGbits.PS0 // bit 0
3956 #define PS1 OPTION_REGbits.PS1 // bit 1
3957 #define PS2 OPTION_REGbits.PS2 // bit 2
3958 #define PSA OPTION_REGbits.PSA // bit 3
3959 #define TMR0SE OPTION_REGbits.TMR0SE // bit 4, shadows bit in OPTION_REGbits
3960 #define T0SE OPTION_REGbits.T0SE // bit 4, shadows bit in OPTION_REGbits
3961 #define TMR0CS OPTION_REGbits.TMR0CS // bit 5, shadows bit in OPTION_REGbits
3962 #define T0CS OPTION_REGbits.T0CS // bit 5, shadows bit in OPTION_REGbits
3963 #define INTEDG OPTION_REGbits.INTEDG // bit 6
3964 #define NOT_WPUEN OPTION_REGbits.NOT_WPUEN // bit 7
3965
3966 #define SCS0 OSCCONbits.SCS0 // bit 0
3967 #define SCS1 OSCCONbits.SCS1 // bit 1
3968 #define IRCF0 OSCCONbits.IRCF0 // bit 3
3969 #define IRCF1 OSCCONbits.IRCF1 // bit 4
3970 #define IRCF2 OSCCONbits.IRCF2 // bit 5
3971 #define IRCF3 OSCCONbits.IRCF3 // bit 6
3972
3973 #define HFIOFS OSCSTATbits.HFIOFS // bit 0
3974 #define LFIOFR OSCSTATbits.LFIOFR // bit 1
3975 #define HFIOFR OSCSTATbits.HFIOFR // bit 4
3976 #define OSTS OSCSTATbits.OSTS // bit 5
3977 #define SOSCR OSCSTATbits.SOSCR // bit 7
3978
3979 #define NOT_BOR PCONbits.NOT_BOR // bit 0
3980 #define NOT_POR PCONbits.NOT_POR // bit 1
3981 #define NOT_RI PCONbits.NOT_RI // bit 2
3982 #define NOT_RMCLR PCONbits.NOT_RMCLR // bit 3
3983 #define NOT_RWDT PCONbits.NOT_RWDT // bit 4
3984 #define STKUNF PCONbits.STKUNF // bit 6
3985 #define STKOVF PCONbits.STKOVF // bit 7
3986
3987 #define TMR1IE PIE1bits.TMR1IE // bit 0
3988 #define TMR2IE PIE1bits.TMR2IE // bit 1
3989 #define ADIE PIE1bits.ADIE // bit 6
3990 #define TMR1GIE PIE1bits.TMR1GIE // bit 7
3991
3992 #define NCO1IE PIE2bits.NCO1IE // bit 2
3993
3994 #define CLC1IE PIE3bits.CLC1IE // bit 0
3995 #define CLC2IE PIE3bits.CLC2IE // bit 1
3996
3997 #define TMR1IF PIR1bits.TMR1IF // bit 0
3998 #define TMR2IF PIR1bits.TMR2IF // bit 1
3999 #define ADIF PIR1bits.ADIF // bit 6
4000 #define TMR1GIF PIR1bits.TMR1GIF // bit 7
4001
4002 #define NCO1IF PIR2bits.NCO1IF // bit 2
4003
4004 #define CLC1IF PIR3bits.CLC1IF // bit 0
4005 #define CLC2IF PIR3bits.CLC2IF // bit 1
4006
4007 #define RD PMCON1bits.RD // bit 0
4008 #define WR PMCON1bits.WR // bit 1
4009 #define WREN PMCON1bits.WREN // bit 2
4010 #define WRERR PMCON1bits.WRERR // bit 3
4011 #define FREE PMCON1bits.FREE // bit 4
4012 #define LWLO PMCON1bits.LWLO // bit 5
4013 #define CFGS PMCON1bits.CFGS // bit 6
4014
4015 #define RA0 PORTAbits.RA0 // bit 0
4016 #define RA1 PORTAbits.RA1 // bit 1
4017 #define RA2 PORTAbits.RA2 // bit 2
4018 #define RA3 PORTAbits.RA3 // bit 3
4019 #define RA4 PORTAbits.RA4 // bit 4
4020 #define RA5 PORTAbits.RA5 // bit 5
4021
4022 #define RB4 PORTBbits.RB4 // bit 4
4023 #define RB5 PORTBbits.RB5 // bit 5
4024 #define RB6 PORTBbits.RB6 // bit 6
4025 #define RB7 PORTBbits.RB7 // bit 7
4026
4027 #define RC0 PORTCbits.RC0 // bit 0
4028 #define RC1 PORTCbits.RC1 // bit 1
4029 #define RC2 PORTCbits.RC2 // bit 2
4030 #define RC3 PORTCbits.RC3 // bit 3
4031 #define RC4 PORTCbits.RC4 // bit 4
4032 #define RC5 PORTCbits.RC5 // bit 5
4033 #define RC6 PORTCbits.RC6 // bit 6
4034 #define RC7 PORTCbits.RC7 // bit 7
4035
4036 #define PWM1POL PWM1CONbits.PWM1POL // bit 4
4037 #define PWM1OUT PWM1CONbits.PWM1OUT // bit 5
4038 #define PWM1OE PWM1CONbits.PWM1OE // bit 6
4039 #define PWM1EN PWM1CONbits.PWM1EN // bit 7
4040
4041 #define PWM1DCH0 PWM1DCHbits.PWM1DCH0 // bit 0
4042 #define PWM1DCH1 PWM1DCHbits.PWM1DCH1 // bit 1
4043 #define PWM1DCH2 PWM1DCHbits.PWM1DCH2 // bit 2
4044 #define PWM1DCH3 PWM1DCHbits.PWM1DCH3 // bit 3
4045 #define PWM1DCH4 PWM1DCHbits.PWM1DCH4 // bit 4
4046 #define PWM1DCH5 PWM1DCHbits.PWM1DCH5 // bit 5
4047 #define PWM1DCH6 PWM1DCHbits.PWM1DCH6 // bit 6
4048 #define PWM1DCH7 PWM1DCHbits.PWM1DCH7 // bit 7
4049
4050 #define PWM1DCL0 PWM1DCLbits.PWM1DCL0 // bit 6
4051 #define PWM1DCL1 PWM1DCLbits.PWM1DCL1 // bit 7
4052
4053 #define PWM2POL PWM2CONbits.PWM2POL // bit 4
4054 #define PWM2OUT PWM2CONbits.PWM2OUT // bit 5
4055 #define PWM2OE PWM2CONbits.PWM2OE // bit 6
4056 #define PWM2EN PWM2CONbits.PWM2EN // bit 7
4057
4058 #define PWM2DCH0 PWM2DCHbits.PWM2DCH0 // bit 0
4059 #define PWM2DCH1 PWM2DCHbits.PWM2DCH1 // bit 1
4060 #define PWM2DCH2 PWM2DCHbits.PWM2DCH2 // bit 2
4061 #define PWM2DCH3 PWM2DCHbits.PWM2DCH3 // bit 3
4062 #define PWM2DCH4 PWM2DCHbits.PWM2DCH4 // bit 4
4063 #define PWM2DCH5 PWM2DCHbits.PWM2DCH5 // bit 5
4064 #define PWM2DCH6 PWM2DCHbits.PWM2DCH6 // bit 6
4065 #define PWM2DCH7 PWM2DCHbits.PWM2DCH7 // bit 7
4066
4067 #define PWM2DCL0 PWM2DCLbits.PWM2DCL0 // bit 6
4068 #define PWM2DCL1 PWM2DCLbits.PWM2DCL1 // bit 7
4069
4070 #define PWM3POL PWM3CONbits.PWM3POL // bit 4
4071 #define PWM3OUT PWM3CONbits.PWM3OUT // bit 5
4072 #define PWM3OE PWM3CONbits.PWM3OE // bit 6
4073 #define PWM3EN PWM3CONbits.PWM3EN // bit 7
4074
4075 #define PWM3DCH0 PWM3DCHbits.PWM3DCH0 // bit 0
4076 #define PWM3DCH1 PWM3DCHbits.PWM3DCH1 // bit 1
4077 #define PWM3DCH2 PWM3DCHbits.PWM3DCH2 // bit 2
4078 #define PWM3DCH3 PWM3DCHbits.PWM3DCH3 // bit 3
4079 #define PWM3DCH4 PWM3DCHbits.PWM3DCH4 // bit 4
4080 #define PWM3DCH5 PWM3DCHbits.PWM3DCH5 // bit 5
4081 #define PWM3DCH6 PWM3DCHbits.PWM3DCH6 // bit 6
4082 #define PWM3DCH7 PWM3DCHbits.PWM3DCH7 // bit 7
4083
4084 #define PWM3DCL0 PWM3DCLbits.PWM3DCL0 // bit 6
4085 #define PWM3DCL1 PWM3DCLbits.PWM3DCL1 // bit 7
4086
4087 #define PWM4POL PWM4CONbits.PWM4POL // bit 4
4088 #define PWM4OUT PWM4CONbits.PWM4OUT // bit 5
4089 #define PWM4OE PWM4CONbits.PWM4OE // bit 6
4090 #define PWM4EN PWM4CONbits.PWM4EN // bit 7
4091
4092 #define PWM4DCH0 PWM4DCHbits.PWM4DCH0 // bit 0
4093 #define PWM4DCH1 PWM4DCHbits.PWM4DCH1 // bit 1
4094 #define PWM4DCH2 PWM4DCHbits.PWM4DCH2 // bit 2
4095 #define PWM4DCH3 PWM4DCHbits.PWM4DCH3 // bit 3
4096 #define PWM4DCH4 PWM4DCHbits.PWM4DCH4 // bit 4
4097 #define PWM4DCH5 PWM4DCHbits.PWM4DCH5 // bit 5
4098 #define PWM4DCH6 PWM4DCHbits.PWM4DCH6 // bit 6
4099 #define PWM4DCH7 PWM4DCHbits.PWM4DCH7 // bit 7
4100
4101 #define PWM4DCL0 PWM4DCLbits.PWM4DCL0 // bit 6
4102 #define PWM4DCL1 PWM4DCLbits.PWM4DCL1 // bit 7
4103
4104 #define C STATUSbits.C // bit 0
4105 #define DC STATUSbits.DC // bit 1
4106 #define Z STATUSbits.Z // bit 2
4107 #define NOT_PD STATUSbits.NOT_PD // bit 3
4108 #define NOT_TO STATUSbits.NOT_TO // bit 4
4109
4110 #define C_SHAD STATUS_SHADbits.C_SHAD // bit 0
4111 #define DC_SHAD STATUS_SHADbits.DC_SHAD // bit 1
4112 #define Z_SHAD STATUS_SHADbits.Z_SHAD // bit 2
4113
4114 #define TMR1ON T1CONbits.TMR1ON // bit 0
4115 #define NOT_T1SYNC T1CONbits.NOT_T1SYNC // bit 2
4116 #define T1OSCEN T1CONbits.T1OSCEN // bit 3
4117 #define T1CKPS0 T1CONbits.T1CKPS0 // bit 4
4118 #define T1CKPS1 T1CONbits.T1CKPS1 // bit 5
4119 #define TMR1CS0 T1CONbits.TMR1CS0 // bit 6
4120 #define TMR1CS1 T1CONbits.TMR1CS1 // bit 7
4121
4122 #define T1GSS0 T1GCONbits.T1GSS0 // bit 0
4123 #define T1GSS1 T1GCONbits.T1GSS1 // bit 1
4124 #define T1GVAL T1GCONbits.T1GVAL // bit 2
4125 #define T1GGO_NOT_DONE T1GCONbits.T1GGO_NOT_DONE // bit 3
4126 #define T1GSPM T1GCONbits.T1GSPM // bit 4
4127 #define T1GTM T1GCONbits.T1GTM // bit 5
4128 #define T1GPOL T1GCONbits.T1GPOL // bit 6
4129 #define TMR1GE T1GCONbits.TMR1GE // bit 7
4130
4131 #define T2CKPS0 T2CONbits.T2CKPS0 // bit 0
4132 #define T2CKPS1 T2CONbits.T2CKPS1 // bit 1
4133 #define TMR2ON T2CONbits.TMR2ON // bit 2
4134 #define TOUTPS0 T2CONbits.TOUTPS0 // bit 3
4135 #define TOUTPS1 T2CONbits.TOUTPS1 // bit 4
4136 #define TOUTPS2 T2CONbits.TOUTPS2 // bit 5
4137 #define TOUTPS3 T2CONbits.TOUTPS3 // bit 6
4138
4139 #define TRISA0 TRISAbits.TRISA0 // bit 0
4140 #define TRISA1 TRISAbits.TRISA1 // bit 1
4141 #define TRISA2 TRISAbits.TRISA2 // bit 2
4142 #define TRISA3 TRISAbits.TRISA3 // bit 3
4143 #define TRISA4 TRISAbits.TRISA4 // bit 4
4144 #define TRISA5 TRISAbits.TRISA5 // bit 5
4145
4146 #define TRISB4 TRISBbits.TRISB4 // bit 4
4147 #define TRISB5 TRISBbits.TRISB5 // bit 5
4148 #define TRISB6 TRISBbits.TRISB6 // bit 6
4149 #define TRISB7 TRISBbits.TRISB7 // bit 7
4150
4151 #define TRISC0 TRISCbits.TRISC0 // bit 0
4152 #define TRISC1 TRISCbits.TRISC1 // bit 1
4153 #define TRISC2 TRISCbits.TRISC2 // bit 2
4154 #define TRISC3 TRISCbits.TRISC3 // bit 3
4155 #define TRISC4 TRISCbits.TRISC4 // bit 4
4156 #define TRISC5 TRISCbits.TRISC5 // bit 5
4157 #define TRISC6 TRISCbits.TRISC6 // bit 6
4158 #define TRISC7 TRISCbits.TRISC7 // bit 7
4159
4160 #define SWDTEN WDTCONbits.SWDTEN // bit 0
4161 #define WDTPS0 WDTCONbits.WDTPS0 // bit 1
4162 #define WDTPS1 WDTCONbits.WDTPS1 // bit 2
4163 #define WDTPS2 WDTCONbits.WDTPS2 // bit 3
4164 #define WDTPS3 WDTCONbits.WDTPS3 // bit 4
4165 #define WDTPS4 WDTCONbits.WDTPS4 // bit 5
4166
4167 #define WPUA0 WPUAbits.WPUA0 // bit 0
4168 #define WPUA1 WPUAbits.WPUA1 // bit 1
4169 #define WPUA2 WPUAbits.WPUA2 // bit 2
4170 #define WPUA3 WPUAbits.WPUA3 // bit 3
4171 #define WPUA4 WPUAbits.WPUA4 // bit 4
4172 #define WPUA5 WPUAbits.WPUA5 // bit 5
4173
4174 #define WPUB4 WPUBbits.WPUB4 // bit 4
4175 #define WPUB5 WPUBbits.WPUB5 // bit 5
4176 #define WPUB6 WPUBbits.WPUB6 // bit 6
4177 #define WPUB7 WPUBbits.WPUB7 // bit 7
4178
4179 #endif // #ifndef NO_BIT_DEFINES
4180
4181 #endif // #ifndef __PIC16LF1507_H__
SDCC git mirror