2 * This declarations of the PIC16F1578 MCU.
4 * This file is part of the GNU PIC library for SDCC, originally
5 * created by Molnar Karoly <molnarkaroly@users.sf.net> 2016.
7 * This file is generated automatically by the cinc2h.pl, 2016-04-13 17:23:08 UTC.
9 * SDCC is licensed under the GNU Public license (GPL) v2. Note that
10 * this license covers the code to the compiler and other executables,
11 * but explicitly does not cover any code or objects generated by sdcc.
13 * For pic device libraries and header files which are derived from
14 * Microchip header (.inc) and linker script (.lkr) files Microchip
15 * requires that "The header files should state that they are only to be
16 * used with authentic Microchip devices" which makes them incompatible
17 * with the GPL. Pic device libraries and header files are located at
18 * non-free/lib and non-free/include directories respectively.
19 * Sdcc should be run with the --use-non-free command line option in
20 * order to include non-free header files and libraries.
22 * See http://sdcc.sourceforge.net/ for the latest information on sdcc.
25 #ifndef __PIC16F1578_H__
26 #define __PIC16F1578_H__
28 //==============================================================================
32 //==============================================================================
34 #ifndef NO_ADDR_DEFINES
36 #define INDF0_ADDR 0x0000
37 #define INDF1_ADDR 0x0001
38 #define PCL_ADDR 0x0002
39 #define STATUS_ADDR 0x0003
40 #define FSR0_ADDR 0x0004
41 #define FSR0L_ADDR 0x0004
42 #define FSR0H_ADDR 0x0005
43 #define FSR1_ADDR 0x0006
44 #define FSR1L_ADDR 0x0006
45 #define FSR1H_ADDR 0x0007
46 #define BSR_ADDR 0x0008
47 #define WREG_ADDR 0x0009
48 #define PCLATH_ADDR 0x000A
49 #define INTCON_ADDR 0x000B
50 #define PORTA_ADDR 0x000C
51 #define PORTB_ADDR 0x000D
52 #define PORTC_ADDR 0x000E
53 #define PIR1_ADDR 0x0011
54 #define PIR2_ADDR 0x0012
55 #define PIR3_ADDR 0x0013
56 #define TMR0_ADDR 0x0015
57 #define TMR1_ADDR 0x0016
58 #define TMR1L_ADDR 0x0016
59 #define TMR1H_ADDR 0x0017
60 #define T1CON_ADDR 0x0018
61 #define T1GCON_ADDR 0x0019
62 #define TMR2_ADDR 0x001A
63 #define PR2_ADDR 0x001B
64 #define T2CON_ADDR 0x001C
65 #define TRISA_ADDR 0x008C
66 #define TRISB_ADDR 0x008D
67 #define TRISC_ADDR 0x008E
68 #define PIE1_ADDR 0x0091
69 #define PIE2_ADDR 0x0092
70 #define PIE3_ADDR 0x0093
71 #define OPTION_REG_ADDR 0x0095
72 #define PCON_ADDR 0x0096
73 #define WDTCON_ADDR 0x0097
74 #define OSCTUNE_ADDR 0x0098
75 #define OSCCON_ADDR 0x0099
76 #define OSCSTAT_ADDR 0x009A
77 #define ADRES_ADDR 0x009B
78 #define ADRESL_ADDR 0x009B
79 #define ADRESH_ADDR 0x009C
80 #define ADCON0_ADDR 0x009D
81 #define ADCON1_ADDR 0x009E
82 #define ADCON2_ADDR 0x009F
83 #define LATA_ADDR 0x010C
84 #define LATB_ADDR 0x010D
85 #define LATC_ADDR 0x010E
86 #define CM1CON0_ADDR 0x0111
87 #define CM1CON1_ADDR 0x0112
88 #define CM2CON0_ADDR 0x0113
89 #define CM2CON1_ADDR 0x0114
90 #define CMOUT_ADDR 0x0115
91 #define BORCON_ADDR 0x0116
92 #define FVRCON_ADDR 0x0117
93 #define DACCON0_ADDR 0x0118
94 #define DACCON1_ADDR 0x0119
95 #define ANSELA_ADDR 0x018C
96 #define ANSELB_ADDR 0x018D
97 #define ANSELC_ADDR 0x018E
98 #define PMADR_ADDR 0x0191
99 #define PMADRL_ADDR 0x0191
100 #define PMADRH_ADDR 0x0192
101 #define PMDAT_ADDR 0x0193
102 #define PMDATL_ADDR 0x0193
103 #define PMDATH_ADDR 0x0194
104 #define PMCON1_ADDR 0x0195
105 #define PMCON2_ADDR 0x0196
106 #define VREGCON_ADDR 0x0197
107 #define RCREG_ADDR 0x0199
108 #define TXREG_ADDR 0x019A
109 #define SPBRG_ADDR 0x019B
110 #define SPBRGL_ADDR 0x019B
111 #define SPBRGH_ADDR 0x019C
112 #define RCSTA_ADDR 0x019D
113 #define TXSTA_ADDR 0x019E
114 #define BAUDCON_ADDR 0x019F
115 #define WPUA_ADDR 0x020C
116 #define WPUB_ADDR 0x020D
117 #define WPUC_ADDR 0x020E
118 #define ODCONA_ADDR 0x028C
119 #define ODCONB_ADDR 0x028D
120 #define ODCONC_ADDR 0x028E
121 #define SLRCONA_ADDR 0x030C
122 #define SLRCONB_ADDR 0x030D
123 #define SLRCONC_ADDR 0x030E
124 #define INLVLA_ADDR 0x038C
125 #define INLVLB_ADDR 0x038D
126 #define INLVLC_ADDR 0x038E
127 #define IOCAP_ADDR 0x0391
128 #define IOCAN_ADDR 0x0392
129 #define IOCAF_ADDR 0x0393
130 #define IOCBP_ADDR 0x0394
131 #define IOCBN_ADDR 0x0395
132 #define IOCBF_ADDR 0x0396
133 #define IOCCP_ADDR 0x0397
134 #define IOCCN_ADDR 0x0398
135 #define IOCCF_ADDR 0x0399
136 #define CWG1DBR_ADDR 0x0691
137 #define CWG1DBF_ADDR 0x0692
138 #define CWG1CON0_ADDR 0x0693
139 #define CWG1CON1_ADDR 0x0694
140 #define CWG1CON2_ADDR 0x0695
141 #define PWMEN_ADDR 0x0D8E
142 #define PWMLD_ADDR 0x0D8F
143 #define PWMOUT_ADDR 0x0D90
144 #define PWM1PH_ADDR 0x0D91
145 #define PWM1PHL_ADDR 0x0D91
146 #define PWM1PHH_ADDR 0x0D92
147 #define PWM1DC_ADDR 0x0D93
148 #define PWM1DCL_ADDR 0x0D93
149 #define PWM1DCH_ADDR 0x0D94
150 #define PWM1PR_ADDR 0x0D95
151 #define PWM1PRL_ADDR 0x0D95
152 #define PWM1PRH_ADDR 0x0D96
153 #define PWM1OF_ADDR 0x0D97
154 #define PWM1OFL_ADDR 0x0D97
155 #define PWM1OFH_ADDR 0x0D98
156 #define PWM1TMR_ADDR 0x0D99
157 #define PWM1TMRL_ADDR 0x0D99
158 #define PWM1TMRH_ADDR 0x0D9A
159 #define PWM1CON_ADDR 0x0D9B
160 #define PWM1INTCON_ADDR 0x0D9C
161 #define PWM1INTE_ADDR 0x0D9C
162 #define PWM1INTF_ADDR 0x0D9D
163 #define PWM1INTFLG_ADDR 0x0D9D
164 #define PWM1CLKCON_ADDR 0x0D9E
165 #define PWM1LDCON_ADDR 0x0D9F
166 #define PWM1OFCON_ADDR 0x0DA0
167 #define PWM2PH_ADDR 0x0DA1
168 #define PWM2PHL_ADDR 0x0DA1
169 #define PWM2PHH_ADDR 0x0DA2
170 #define PWM2DC_ADDR 0x0DA3
171 #define PWM2DCL_ADDR 0x0DA3
172 #define PWM2DCH_ADDR 0x0DA4
173 #define PWM2PR_ADDR 0x0DA5
174 #define PWM2PRL_ADDR 0x0DA5
175 #define PWM2PRH_ADDR 0x0DA6
176 #define PWM2OF_ADDR 0x0DA7
177 #define PWM2OFL_ADDR 0x0DA7
178 #define PWM2OFH_ADDR 0x0DA8
179 #define PWM2TMR_ADDR 0x0DA9
180 #define PWM2TMRL_ADDR 0x0DA9
181 #define PWM2TMRH_ADDR 0x0DAA
182 #define PWM2CON_ADDR 0x0DAB
183 #define PWM2INTCON_ADDR 0x0DAC
184 #define PWM2INTE_ADDR 0x0DAC
185 #define PWM2INTF_ADDR 0x0DAD
186 #define PWM2INTFLG_ADDR 0x0DAD
187 #define PWM2CLKCON_ADDR 0x0DAE
188 #define PWM2LDCON_ADDR 0x0DAF
189 #define PWM2OFCON_ADDR 0x0DB0
190 #define PWM3PH_ADDR 0x0DB1
191 #define PWM3PHL_ADDR 0x0DB1
192 #define PWM3PHH_ADDR 0x0DB2
193 #define PWM3DC_ADDR 0x0DB3
194 #define PWM3DCL_ADDR 0x0DB3
195 #define PWM3DCH_ADDR 0x0DB4
196 #define PWM3PR_ADDR 0x0DB5
197 #define PWM3PRL_ADDR 0x0DB5
198 #define PWM3PRH_ADDR 0x0DB6
199 #define PWM3OF_ADDR 0x0DB7
200 #define PWM3OFL_ADDR 0x0DB7
201 #define PWM3OFH_ADDR 0x0DB8
202 #define PWM3TMR_ADDR 0x0DB9
203 #define PWM3TMRL_ADDR 0x0DB9
204 #define PWM3TMRH_ADDR 0x0DBA
205 #define PWM3CON_ADDR 0x0DBB
206 #define PWM3INTCON_ADDR 0x0DBC
207 #define PWM3INTE_ADDR 0x0DBC
208 #define PWM3INTF_ADDR 0x0DBD
209 #define PWM3INTFLG_ADDR 0x0DBD
210 #define PWM3CLKCON_ADDR 0x0DBE
211 #define PWM3LDCON_ADDR 0x0DBF
212 #define PWM3OFCON_ADDR 0x0DC0
213 #define PWM4PH_ADDR 0x0DC1
214 #define PWM4PHL_ADDR 0x0DC1
215 #define PWM4PHH_ADDR 0x0DC2
216 #define PWM4DC_ADDR 0x0DC3
217 #define PWM4DCL_ADDR 0x0DC3
218 #define PWM4DCH_ADDR 0x0DC4
219 #define PWM4PR_ADDR 0x0DC5
220 #define PWM4PRL_ADDR 0x0DC5
221 #define PWM4PRH_ADDR 0x0DC6
222 #define PWM4OF_ADDR 0x0DC7
223 #define PWM4OFL_ADDR 0x0DC7
224 #define PWM4OFH_ADDR 0x0DC8
225 #define PWM4TMR_ADDR 0x0DC9
226 #define PWM4TMRL_ADDR 0x0DC9
227 #define PWM4TMRH_ADDR 0x0DCA
228 #define PWM4CON_ADDR 0x0DCB
229 #define PWM4INTCON_ADDR 0x0DCC
230 #define PWM4INTE_ADDR 0x0DCC
231 #define PWM4INTF_ADDR 0x0DCD
232 #define PWM4INTFLG_ADDR 0x0DCD
233 #define PWM4CLKCON_ADDR 0x0DCE
234 #define PWM4LDCON_ADDR 0x0DCF
235 #define PWM4OFCON_ADDR 0x0DD0
236 #define PPSLOCK_ADDR 0x0E0F
237 #define INTPPS_ADDR 0x0E10
238 #define T0CKIPPS_ADDR 0x0E11
239 #define T1CKIPPS_ADDR 0x0E12
240 #define T1GPPS_ADDR 0x0E13
241 #define CWG1INPPS_ADDR 0x0E14
242 #define RXPPS_ADDR 0x0E15
243 #define CKPPS_ADDR 0x0E16
244 #define ADCACTPPS_ADDR 0x0E17
245 #define RA0PPS_ADDR 0x0E90
246 #define RA1PPS_ADDR 0x0E91
247 #define RA2PPS_ADDR 0x0E92
248 #define RA4PPS_ADDR 0x0E94
249 #define RA5PPS_ADDR 0x0E95
250 #define RB4PPS_ADDR 0x0E9C
251 #define RB5PPS_ADDR 0x0E9D
252 #define RB6PPS_ADDR 0x0E9E
253 #define RB7PPS_ADDR 0x0E9F
254 #define RC0PPS_ADDR 0x0EA0
255 #define RC1PPS_ADDR 0x0EA1
256 #define RC2PPS_ADDR 0x0EA2
257 #define RC3PPS_ADDR 0x0EA3
258 #define RC4PPS_ADDR 0x0EA4
259 #define RC5PPS_ADDR 0x0EA5
260 #define RC6PPS_ADDR 0x0EA6
261 #define RC7PPS_ADDR 0x0EA7
262 #define STATUS_SHAD_ADDR 0x0FE4
263 #define WREG_SHAD_ADDR 0x0FE5
264 #define BSR_SHAD_ADDR 0x0FE6
265 #define PCLATH_SHAD_ADDR 0x0FE7
266 #define FSR0L_SHAD_ADDR 0x0FE8
267 #define FSR0_SHAD_ADDR 0x0FE8
268 #define FSR0H_SHAD_ADDR 0x0FE9
269 #define FSR1L_SHAD_ADDR 0x0FEA
270 #define FSR1_SHAD_ADDR 0x0FEA
271 #define FSR1H_SHAD_ADDR 0x0FEB
272 #define STKPTR_ADDR 0x0FED
273 #define TOS_ADDR 0x0FEE
274 #define TOSL_ADDR 0x0FEE
275 #define TOSH_ADDR 0x0FEF
277 #endif // #ifndef NO_ADDR_DEFINES
279 //==============================================================================
281 // Register Definitions
283 //==============================================================================
285 extern __at(0x0000) __sfr INDF0
;
286 extern __at(0x0001) __sfr INDF1
;
287 extern __at(0x0002) __sfr PCL
;
289 //==============================================================================
292 extern __at(0x0003) __sfr STATUS
;
306 extern __at(0x0003) volatile __STATUSbits_t STATUSbits
;
314 //==============================================================================
316 extern __at(0x0004) __sfr FSR0
;
317 extern __at(0x0004) __sfr FSR0L
;
318 extern __at(0x0005) __sfr FSR0H
;
319 extern __at(0x0006) __sfr FSR1
;
320 extern __at(0x0006) __sfr FSR1L
;
321 extern __at(0x0007) __sfr FSR1H
;
323 //==============================================================================
326 extern __at(0x0008) __sfr BSR
;
349 extern __at(0x0008) volatile __BSRbits_t BSRbits
;
357 //==============================================================================
359 extern __at(0x0009) __sfr WREG
;
360 extern __at(0x000A) __sfr PCLATH
;
362 //==============================================================================
365 extern __at(0x000B) __sfr INTCON
;
394 extern __at(0x000B) volatile __INTCONbits_t INTCONbits
;
407 //==============================================================================
410 //==============================================================================
413 extern __at(0x000C) __sfr PORTA
;
436 extern __at(0x000C) volatile __PORTAbits_t PORTAbits
;
445 //==============================================================================
448 //==============================================================================
451 extern __at(0x000D) __sfr PORTB
;
465 extern __at(0x000D) volatile __PORTBbits_t PORTBbits
;
472 //==============================================================================
475 //==============================================================================
478 extern __at(0x000E) __sfr PORTC
;
492 extern __at(0x000E) volatile __PORTCbits_t PORTCbits
;
503 //==============================================================================
506 //==============================================================================
509 extern __at(0x0011) __sfr PIR1
;
520 unsigned TMR1GIF
: 1;
523 extern __at(0x0011) volatile __PIR1bits_t PIR1bits
;
530 #define _TMR1GIF 0x80
532 //==============================================================================
535 //==============================================================================
538 extern __at(0x0012) __sfr PIR2
;
552 extern __at(0x0012) volatile __PIR2bits_t PIR2bits
;
557 //==============================================================================
560 //==============================================================================
563 extern __at(0x0013) __sfr PIR3
;
577 extern __at(0x0013) volatile __PIR3bits_t PIR3bits
;
584 //==============================================================================
586 extern __at(0x0015) __sfr TMR0
;
587 extern __at(0x0016) __sfr TMR1
;
588 extern __at(0x0016) __sfr TMR1L
;
589 extern __at(0x0017) __sfr TMR1H
;
591 //==============================================================================
594 extern __at(0x0018) __sfr T1CON
;
602 unsigned NOT_T1SYNC
: 1;
603 unsigned T1OSCEN
: 1;
604 unsigned T1CKPS0
: 1;
605 unsigned T1CKPS1
: 1;
606 unsigned TMR1CS0
: 1;
607 unsigned TMR1CS1
: 1;
624 extern __at(0x0018) volatile __T1CONbits_t T1CONbits
;
627 #define _NOT_T1SYNC 0x04
628 #define _T1OSCEN 0x08
629 #define _T1CKPS0 0x10
630 #define _T1CKPS1 0x20
631 #define _TMR1CS0 0x40
632 #define _TMR1CS1 0x80
634 //==============================================================================
637 //==============================================================================
640 extern __at(0x0019) __sfr T1GCON
;
649 unsigned T1GGO_NOT_DONE
: 1;
675 extern __at(0x0019) volatile __T1GCONbits_t T1GCONbits
;
680 #define _T1GGO_NOT_DONE 0x08
687 //==============================================================================
689 extern __at(0x001A) __sfr TMR2
;
690 extern __at(0x001B) __sfr PR2
;
692 //==============================================================================
695 extern __at(0x001C) __sfr T2CON
;
701 unsigned T2CKPS0
: 1;
702 unsigned T2CKPS1
: 1;
704 unsigned T2OUTPS0
: 1;
705 unsigned T2OUTPS1
: 1;
706 unsigned T2OUTPS2
: 1;
707 unsigned T2OUTPS3
: 1;
720 unsigned T2OUTPS
: 4;
725 extern __at(0x001C) volatile __T2CONbits_t T2CONbits
;
727 #define _T2CKPS0 0x01
728 #define _T2CKPS1 0x02
730 #define _T2OUTPS0 0x08
731 #define _T2OUTPS1 0x10
732 #define _T2OUTPS2 0x20
733 #define _T2OUTPS3 0x40
735 //==============================================================================
738 //==============================================================================
741 extern __at(0x008C) __sfr TRISA
;
764 extern __at(0x008C) volatile __TRISAbits_t TRISAbits
;
773 //==============================================================================
776 //==============================================================================
779 extern __at(0x008D) __sfr TRISB
;
793 extern __at(0x008D) volatile __TRISBbits_t TRISBbits
;
800 //==============================================================================
803 //==============================================================================
806 extern __at(0x008E) __sfr TRISC
;
820 extern __at(0x008E) volatile __TRISCbits_t TRISCbits
;
831 //==============================================================================
834 //==============================================================================
837 extern __at(0x0091) __sfr PIE1
;
848 unsigned TMR1GIE
: 1;
851 extern __at(0x0091) volatile __PIE1bits_t PIE1bits
;
858 #define _TMR1GIE 0x80
860 //==============================================================================
863 //==============================================================================
866 extern __at(0x0092) __sfr PIE2
;
880 extern __at(0x0092) volatile __PIE2bits_t PIE2bits
;
885 //==============================================================================
888 //==============================================================================
891 extern __at(0x0093) __sfr PIE3
;
905 extern __at(0x0093) volatile __PIE3bits_t PIE3bits
;
912 //==============================================================================
915 //==============================================================================
918 extern __at(0x0095) __sfr OPTION_REG
;
931 unsigned NOT_WPUEN
: 1;
951 } __OPTION_REGbits_t
;
953 extern __at(0x0095) volatile __OPTION_REGbits_t OPTION_REGbits
;
964 #define _NOT_WPUEN 0x80
966 //==============================================================================
969 //==============================================================================
972 extern __at(0x0096) __sfr PCON
;
976 unsigned NOT_BOR
: 1;
977 unsigned NOT_POR
: 1;
979 unsigned NOT_RMCLR
: 1;
980 unsigned NOT_RWDT
: 1;
986 extern __at(0x0096) volatile __PCONbits_t PCONbits
;
988 #define _NOT_BOR 0x01
989 #define _NOT_POR 0x02
991 #define _NOT_RMCLR 0x08
992 #define _NOT_RWDT 0x10
996 //==============================================================================
999 //==============================================================================
1002 extern __at(0x0097) __sfr WDTCON
;
1008 unsigned SWDTEN
: 1;
1009 unsigned WDTPS0
: 1;
1010 unsigned WDTPS1
: 1;
1011 unsigned WDTPS2
: 1;
1012 unsigned WDTPS3
: 1;
1013 unsigned WDTPS4
: 1;
1026 extern __at(0x0097) volatile __WDTCONbits_t WDTCONbits
;
1028 #define _SWDTEN 0x01
1029 #define _WDTPS0 0x02
1030 #define _WDTPS1 0x04
1031 #define _WDTPS2 0x08
1032 #define _WDTPS3 0x10
1033 #define _WDTPS4 0x20
1035 //==============================================================================
1038 //==============================================================================
1041 extern __at(0x0098) __sfr OSCTUNE
;
1064 extern __at(0x0098) volatile __OSCTUNEbits_t OSCTUNEbits
;
1073 //==============================================================================
1076 //==============================================================================
1079 extern __at(0x0099) __sfr OSCCON
;
1092 unsigned SPLLEN
: 1;
1109 extern __at(0x0099) volatile __OSCCONbits_t OSCCONbits
;
1117 #define _SPLLEN 0x80
1119 //==============================================================================
1122 //==============================================================================
1125 extern __at(0x009A) __sfr OSCSTAT
;
1129 unsigned HFIOFS
: 1;
1130 unsigned LFIOFR
: 1;
1131 unsigned MFIOFR
: 1;
1132 unsigned HFIOFL
: 1;
1133 unsigned HFIOFR
: 1;
1139 extern __at(0x009A) volatile __OSCSTATbits_t OSCSTATbits
;
1141 #define _HFIOFS 0x01
1142 #define _LFIOFR 0x02
1143 #define _MFIOFR 0x04
1144 #define _HFIOFL 0x08
1145 #define _HFIOFR 0x10
1149 //==============================================================================
1151 extern __at(0x009B) __sfr ADRES
;
1152 extern __at(0x009B) __sfr ADRESL
;
1153 extern __at(0x009C) __sfr ADRESH
;
1155 //==============================================================================
1158 extern __at(0x009D) __sfr ADCON0
;
1165 unsigned GO_NOT_DONE
: 1;
1201 unsigned NOT_DONE
: 1;
1218 extern __at(0x009D) volatile __ADCON0bits_t ADCON0bits
;
1221 #define _GO_NOT_DONE 0x02
1224 #define _NOT_DONE 0x02
1231 //==============================================================================
1234 //==============================================================================
1237 extern __at(0x009E) __sfr ADCON1
;
1243 unsigned ADPREF0
: 1;
1244 unsigned ADPREF1
: 1;
1255 unsigned ADPREF
: 2;
1267 extern __at(0x009E) volatile __ADCON1bits_t ADCON1bits
;
1269 #define _ADPREF0 0x01
1270 #define _ADPREF1 0x02
1276 //==============================================================================
1279 //==============================================================================
1282 extern __at(0x009F) __sfr ADCON2
;
1292 unsigned TRIGSEL0
: 1;
1293 unsigned TRIGSEL1
: 1;
1294 unsigned TRIGSEL2
: 1;
1295 unsigned TRIGSEL3
: 1;
1301 unsigned TRIGSEL
: 4;
1305 extern __at(0x009F) volatile __ADCON2bits_t ADCON2bits
;
1307 #define _TRIGSEL0 0x10
1308 #define _TRIGSEL1 0x20
1309 #define _TRIGSEL2 0x40
1310 #define _TRIGSEL3 0x80
1312 //==============================================================================
1315 //==============================================================================
1318 extern __at(0x010C) __sfr LATA
;
1332 extern __at(0x010C) volatile __LATAbits_t LATAbits
;
1340 //==============================================================================
1343 //==============================================================================
1346 extern __at(0x010D) __sfr LATB
;
1360 extern __at(0x010D) volatile __LATBbits_t LATBbits
;
1367 //==============================================================================
1370 //==============================================================================
1373 extern __at(0x010E) __sfr LATC
;
1387 extern __at(0x010E) volatile __LATCbits_t LATCbits
;
1398 //==============================================================================
1401 //==============================================================================
1404 extern __at(0x0111) __sfr CM1CON0
;
1408 unsigned C1SYNC
: 1;
1418 extern __at(0x0111) volatile __CM1CON0bits_t CM1CON0bits
;
1420 #define _C1SYNC 0x01
1428 //==============================================================================
1431 //==============================================================================
1434 extern __at(0x0112) __sfr CM1CON1
;
1440 unsigned C1NCH0
: 1;
1441 unsigned C1NCH1
: 1;
1442 unsigned C1NCH2
: 1;
1444 unsigned C1PCH0
: 1;
1445 unsigned C1PCH1
: 1;
1446 unsigned C1INTN
: 1;
1447 unsigned C1INTP
: 1;
1464 extern __at(0x0112) volatile __CM1CON1bits_t CM1CON1bits
;
1466 #define _C1NCH0 0x01
1467 #define _C1NCH1 0x02
1468 #define _C1NCH2 0x04
1469 #define _C1PCH0 0x10
1470 #define _C1PCH1 0x20
1471 #define _C1INTN 0x40
1472 #define _C1INTP 0x80
1474 //==============================================================================
1477 //==============================================================================
1480 extern __at(0x0113) __sfr CM2CON0
;
1484 unsigned C2SYNC
: 1;
1494 extern __at(0x0113) volatile __CM2CON0bits_t CM2CON0bits
;
1496 #define _C2SYNC 0x01
1504 //==============================================================================
1507 //==============================================================================
1510 extern __at(0x0114) __sfr CM2CON1
;
1516 unsigned C2NCH0
: 1;
1517 unsigned C2NCH1
: 1;
1518 unsigned C2NCH2
: 1;
1520 unsigned C2PCH0
: 1;
1521 unsigned C2PCH1
: 1;
1522 unsigned C2INTN
: 1;
1523 unsigned C2INTP
: 1;
1540 extern __at(0x0114) volatile __CM2CON1bits_t CM2CON1bits
;
1542 #define _C2NCH0 0x01
1543 #define _C2NCH1 0x02
1544 #define _C2NCH2 0x04
1545 #define _C2PCH0 0x10
1546 #define _C2PCH1 0x20
1547 #define _C2INTN 0x40
1548 #define _C2INTP 0x80
1550 //==============================================================================
1553 //==============================================================================
1556 extern __at(0x0115) __sfr CMOUT
;
1560 unsigned MC1OUT
: 1;
1561 unsigned MC2OUT
: 1;
1570 extern __at(0x0115) volatile __CMOUTbits_t CMOUTbits
;
1572 #define _MC1OUT 0x01
1573 #define _MC2OUT 0x02
1575 //==============================================================================
1578 //==============================================================================
1581 extern __at(0x0116) __sfr BORCON
;
1585 unsigned BORRDY
: 1;
1592 unsigned SBOREN
: 1;
1595 extern __at(0x0116) volatile __BORCONbits_t BORCONbits
;
1597 #define _BORRDY 0x01
1599 #define _SBOREN 0x80
1601 //==============================================================================
1604 //==============================================================================
1607 extern __at(0x0117) __sfr FVRCON
;
1613 unsigned ADFVR0
: 1;
1614 unsigned ADFVR1
: 1;
1615 unsigned CDAFVR0
: 1;
1616 unsigned CDAFVR1
: 1;
1619 unsigned FVRRDY
: 1;
1632 unsigned CDAFVR
: 2;
1637 extern __at(0x0117) volatile __FVRCONbits_t FVRCONbits
;
1639 #define _ADFVR0 0x01
1640 #define _ADFVR1 0x02
1641 #define _CDAFVR0 0x04
1642 #define _CDAFVR1 0x08
1645 #define _FVRRDY 0x40
1648 //==============================================================================
1651 //==============================================================================
1654 extern __at(0x0118) __sfr DACCON0
;
1662 unsigned DACPSS0
: 1;
1663 unsigned DACPSS1
: 1;
1666 unsigned DACLPS
: 1;
1673 unsigned DACPSS
: 2;
1678 extern __at(0x0118) volatile __DACCON0bits_t DACCON0bits
;
1680 #define _DACPSS0 0x04
1681 #define _DACPSS1 0x08
1683 #define _DACLPS 0x40
1686 //==============================================================================
1689 //==============================================================================
1692 extern __at(0x0119) __sfr DACCON1
;
1715 extern __at(0x0119) volatile __DACCON1bits_t DACCON1bits
;
1723 //==============================================================================
1726 //==============================================================================
1729 extern __at(0x018C) __sfr ANSELA
;
1743 extern __at(0x018C) volatile __ANSELAbits_t ANSELAbits
;
1750 //==============================================================================
1753 //==============================================================================
1756 extern __at(0x018D) __sfr ANSELB
;
1770 extern __at(0x018D) volatile __ANSELBbits_t ANSELBbits
;
1775 //==============================================================================
1778 //==============================================================================
1781 extern __at(0x018E) __sfr ANSELC
;
1795 extern __at(0x018E) volatile __ANSELCbits_t ANSELCbits
;
1804 //==============================================================================
1806 extern __at(0x0191) __sfr PMADR
;
1807 extern __at(0x0191) __sfr PMADRL
;
1808 extern __at(0x0192) __sfr PMADRH
;
1809 extern __at(0x0193) __sfr PMDAT
;
1810 extern __at(0x0193) __sfr PMDATL
;
1811 extern __at(0x0194) __sfr PMDATH
;
1813 //==============================================================================
1816 extern __at(0x0195) __sfr PMCON1
;
1830 extern __at(0x0195) volatile __PMCON1bits_t PMCON1bits
;
1840 //==============================================================================
1842 extern __at(0x0196) __sfr PMCON2
;
1844 //==============================================================================
1847 extern __at(0x0197) __sfr VREGCON
;
1851 unsigned Reserved
: 1;
1852 unsigned VREGPM
: 1;
1861 extern __at(0x0197) volatile __VREGCONbits_t VREGCONbits
;
1863 #define _Reserved 0x01
1864 #define _VREGPM 0x02
1866 //==============================================================================
1868 extern __at(0x0199) __sfr RCREG
;
1869 extern __at(0x019A) __sfr TXREG
;
1870 extern __at(0x019B) __sfr SPBRG
;
1871 extern __at(0x019B) __sfr SPBRGL
;
1872 extern __at(0x019C) __sfr SPBRGH
;
1874 //==============================================================================
1877 extern __at(0x019D) __sfr RCSTA
;
1891 extern __at(0x019D) volatile __RCSTAbits_t RCSTAbits
;
1902 //==============================================================================
1905 //==============================================================================
1908 extern __at(0x019E) __sfr TXSTA
;
1922 extern __at(0x019E) volatile __TXSTAbits_t TXSTAbits
;
1933 //==============================================================================
1936 //==============================================================================
1939 extern __at(0x019F) __sfr BAUDCON
;
1950 unsigned ABDOVF
: 1;
1953 extern __at(0x019F) volatile __BAUDCONbits_t BAUDCONbits
;
1960 #define _ABDOVF 0x80
1962 //==============================================================================
1965 //==============================================================================
1968 extern __at(0x020C) __sfr WPUA
;
1991 extern __at(0x020C) volatile __WPUAbits_t WPUAbits
;
2000 //==============================================================================
2003 //==============================================================================
2006 extern __at(0x020D) __sfr WPUB
;
2020 extern __at(0x020D) volatile __WPUBbits_t WPUBbits
;
2027 //==============================================================================
2030 //==============================================================================
2033 extern __at(0x020E) __sfr WPUC
;
2047 extern __at(0x020E) volatile __WPUCbits_t WPUCbits
;
2058 //==============================================================================
2061 //==============================================================================
2064 extern __at(0x028C) __sfr ODCONA
;
2078 extern __at(0x028C) volatile __ODCONAbits_t ODCONAbits
;
2086 //==============================================================================
2089 //==============================================================================
2092 extern __at(0x028D) __sfr ODCONB
;
2106 extern __at(0x028D) volatile __ODCONBbits_t ODCONBbits
;
2113 //==============================================================================
2116 //==============================================================================
2119 extern __at(0x028E) __sfr ODCONC
;
2133 extern __at(0x028E) volatile __ODCONCbits_t ODCONCbits
;
2144 //==============================================================================
2147 //==============================================================================
2150 extern __at(0x030C) __sfr SLRCONA
;
2164 extern __at(0x030C) volatile __SLRCONAbits_t SLRCONAbits
;
2172 //==============================================================================
2175 //==============================================================================
2178 extern __at(0x030D) __sfr SLRCONB
;
2192 extern __at(0x030D) volatile __SLRCONBbits_t SLRCONBbits
;
2199 //==============================================================================
2202 //==============================================================================
2205 extern __at(0x030E) __sfr SLRCONC
;
2219 extern __at(0x030E) volatile __SLRCONCbits_t SLRCONCbits
;
2230 //==============================================================================
2233 //==============================================================================
2236 extern __at(0x038C) __sfr INLVLA
;
2242 unsigned INLVLA0
: 1;
2243 unsigned INLVLA1
: 1;
2244 unsigned INLVLA2
: 1;
2245 unsigned INLVLA3
: 1;
2246 unsigned INLVLA4
: 1;
2247 unsigned INLVLA5
: 1;
2254 unsigned INLVLA
: 6;
2259 extern __at(0x038C) volatile __INLVLAbits_t INLVLAbits
;
2261 #define _INLVLA0 0x01
2262 #define _INLVLA1 0x02
2263 #define _INLVLA2 0x04
2264 #define _INLVLA3 0x08
2265 #define _INLVLA4 0x10
2266 #define _INLVLA5 0x20
2268 //==============================================================================
2271 //==============================================================================
2274 extern __at(0x038D) __sfr INLVLB
;
2282 unsigned INLVLB4
: 1;
2283 unsigned INLVLB5
: 1;
2284 unsigned INLVLB6
: 1;
2285 unsigned INLVLB7
: 1;
2288 extern __at(0x038D) volatile __INLVLBbits_t INLVLBbits
;
2290 #define _INLVLB4 0x10
2291 #define _INLVLB5 0x20
2292 #define _INLVLB6 0x40
2293 #define _INLVLB7 0x80
2295 //==============================================================================
2298 //==============================================================================
2301 extern __at(0x038E) __sfr INLVLC
;
2305 unsigned INLVLC0
: 1;
2306 unsigned INLVLC1
: 1;
2307 unsigned INLVLC2
: 1;
2308 unsigned INLVLC3
: 1;
2309 unsigned INLVLC4
: 1;
2310 unsigned INLVLC5
: 1;
2311 unsigned INLVLC6
: 1;
2312 unsigned INLVLC7
: 1;
2315 extern __at(0x038E) volatile __INLVLCbits_t INLVLCbits
;
2317 #define _INLVLC0 0x01
2318 #define _INLVLC1 0x02
2319 #define _INLVLC2 0x04
2320 #define _INLVLC3 0x08
2321 #define _INLVLC4 0x10
2322 #define _INLVLC5 0x20
2323 #define _INLVLC6 0x40
2324 #define _INLVLC7 0x80
2326 //==============================================================================
2329 //==============================================================================
2332 extern __at(0x0391) __sfr IOCAP
;
2338 unsigned IOCAP0
: 1;
2339 unsigned IOCAP1
: 1;
2340 unsigned IOCAP2
: 1;
2341 unsigned IOCAP3
: 1;
2342 unsigned IOCAP4
: 1;
2343 unsigned IOCAP5
: 1;
2355 extern __at(0x0391) volatile __IOCAPbits_t IOCAPbits
;
2357 #define _IOCAP0 0x01
2358 #define _IOCAP1 0x02
2359 #define _IOCAP2 0x04
2360 #define _IOCAP3 0x08
2361 #define _IOCAP4 0x10
2362 #define _IOCAP5 0x20
2364 //==============================================================================
2367 //==============================================================================
2370 extern __at(0x0392) __sfr IOCAN
;
2376 unsigned IOCAN0
: 1;
2377 unsigned IOCAN1
: 1;
2378 unsigned IOCAN2
: 1;
2379 unsigned IOCAN3
: 1;
2380 unsigned IOCAN4
: 1;
2381 unsigned IOCAN5
: 1;
2393 extern __at(0x0392) volatile __IOCANbits_t IOCANbits
;
2395 #define _IOCAN0 0x01
2396 #define _IOCAN1 0x02
2397 #define _IOCAN2 0x04
2398 #define _IOCAN3 0x08
2399 #define _IOCAN4 0x10
2400 #define _IOCAN5 0x20
2402 //==============================================================================
2405 //==============================================================================
2408 extern __at(0x0393) __sfr IOCAF
;
2414 unsigned IOCAF0
: 1;
2415 unsigned IOCAF1
: 1;
2416 unsigned IOCAF2
: 1;
2417 unsigned IOCAF3
: 1;
2418 unsigned IOCAF4
: 1;
2419 unsigned IOCAF5
: 1;
2431 extern __at(0x0393) volatile __IOCAFbits_t IOCAFbits
;
2433 #define _IOCAF0 0x01
2434 #define _IOCAF1 0x02
2435 #define _IOCAF2 0x04
2436 #define _IOCAF3 0x08
2437 #define _IOCAF4 0x10
2438 #define _IOCAF5 0x20
2440 //==============================================================================
2443 //==============================================================================
2446 extern __at(0x0394) __sfr IOCBP
;
2454 unsigned IOCBP4
: 1;
2455 unsigned IOCBP5
: 1;
2456 unsigned IOCBP6
: 1;
2457 unsigned IOCBP7
: 1;
2460 extern __at(0x0394) volatile __IOCBPbits_t IOCBPbits
;
2462 #define _IOCBP4 0x10
2463 #define _IOCBP5 0x20
2464 #define _IOCBP6 0x40
2465 #define _IOCBP7 0x80
2467 //==============================================================================
2470 //==============================================================================
2473 extern __at(0x0395) __sfr IOCBN
;
2481 unsigned IOCBN4
: 1;
2482 unsigned IOCBN5
: 1;
2483 unsigned IOCBN6
: 1;
2484 unsigned IOCBN7
: 1;
2487 extern __at(0x0395) volatile __IOCBNbits_t IOCBNbits
;
2489 #define _IOCBN4 0x10
2490 #define _IOCBN5 0x20
2491 #define _IOCBN6 0x40
2492 #define _IOCBN7 0x80
2494 //==============================================================================
2497 //==============================================================================
2500 extern __at(0x0396) __sfr IOCBF
;
2508 unsigned IOCBF4
: 1;
2509 unsigned IOCBF5
: 1;
2510 unsigned IOCBF6
: 1;
2511 unsigned IOCBF7
: 1;
2514 extern __at(0x0396) volatile __IOCBFbits_t IOCBFbits
;
2516 #define _IOCBF4 0x10
2517 #define _IOCBF5 0x20
2518 #define _IOCBF6 0x40
2519 #define _IOCBF7 0x80
2521 //==============================================================================
2524 //==============================================================================
2527 extern __at(0x0397) __sfr IOCCP
;
2531 unsigned IOCCP0
: 1;
2532 unsigned IOCCP1
: 1;
2533 unsigned IOCCP2
: 1;
2534 unsigned IOCCP3
: 1;
2535 unsigned IOCCP4
: 1;
2536 unsigned IOCCP5
: 1;
2537 unsigned IOCCP6
: 1;
2538 unsigned IOCCP7
: 1;
2541 extern __at(0x0397) volatile __IOCCPbits_t IOCCPbits
;
2543 #define _IOCCP0 0x01
2544 #define _IOCCP1 0x02
2545 #define _IOCCP2 0x04
2546 #define _IOCCP3 0x08
2547 #define _IOCCP4 0x10
2548 #define _IOCCP5 0x20
2549 #define _IOCCP6 0x40
2550 #define _IOCCP7 0x80
2552 //==============================================================================
2555 //==============================================================================
2558 extern __at(0x0398) __sfr IOCCN
;
2562 unsigned IOCCN0
: 1;
2563 unsigned IOCCN1
: 1;
2564 unsigned IOCCN2
: 1;
2565 unsigned IOCCN3
: 1;
2566 unsigned IOCCN4
: 1;
2567 unsigned IOCCN5
: 1;
2568 unsigned IOCCN6
: 1;
2569 unsigned IOCCN7
: 1;
2572 extern __at(0x0398) volatile __IOCCNbits_t IOCCNbits
;
2574 #define _IOCCN0 0x01
2575 #define _IOCCN1 0x02
2576 #define _IOCCN2 0x04
2577 #define _IOCCN3 0x08
2578 #define _IOCCN4 0x10
2579 #define _IOCCN5 0x20
2580 #define _IOCCN6 0x40
2581 #define _IOCCN7 0x80
2583 //==============================================================================
2586 //==============================================================================
2589 extern __at(0x0399) __sfr IOCCF
;
2593 unsigned IOCCF0
: 1;
2594 unsigned IOCCF1
: 1;
2595 unsigned IOCCF2
: 1;
2596 unsigned IOCCF3
: 1;
2597 unsigned IOCCF4
: 1;
2598 unsigned IOCCF5
: 1;
2599 unsigned IOCCF6
: 1;
2600 unsigned IOCCF7
: 1;
2603 extern __at(0x0399) volatile __IOCCFbits_t IOCCFbits
;
2605 #define _IOCCF0 0x01
2606 #define _IOCCF1 0x02
2607 #define _IOCCF2 0x04
2608 #define _IOCCF3 0x08
2609 #define _IOCCF4 0x10
2610 #define _IOCCF5 0x20
2611 #define _IOCCF6 0x40
2612 #define _IOCCF7 0x80
2614 //==============================================================================
2617 //==============================================================================
2620 extern __at(0x0691) __sfr CWG1DBR
;
2626 unsigned CWG1DBR0
: 1;
2627 unsigned CWG1DBR1
: 1;
2628 unsigned CWG1DBR2
: 1;
2629 unsigned CWG1DBR3
: 1;
2630 unsigned CWG1DBR4
: 1;
2631 unsigned CWG1DBR5
: 1;
2638 unsigned CWG1DBR
: 6;
2643 extern __at(0x0691) volatile __CWG1DBRbits_t CWG1DBRbits
;
2645 #define _CWG1DBR0 0x01
2646 #define _CWG1DBR1 0x02
2647 #define _CWG1DBR2 0x04
2648 #define _CWG1DBR3 0x08
2649 #define _CWG1DBR4 0x10
2650 #define _CWG1DBR5 0x20
2652 //==============================================================================
2655 //==============================================================================
2658 extern __at(0x0692) __sfr CWG1DBF
;
2664 unsigned CWG1DBF0
: 1;
2665 unsigned CWG1DBF1
: 1;
2666 unsigned CWG1DBF2
: 1;
2667 unsigned CWG1DBF3
: 1;
2668 unsigned CWG1DBF4
: 1;
2669 unsigned CWG1DBF5
: 1;
2676 unsigned CWG1DBF
: 6;
2681 extern __at(0x0692) volatile __CWG1DBFbits_t CWG1DBFbits
;
2683 #define _CWG1DBF0 0x01
2684 #define _CWG1DBF1 0x02
2685 #define _CWG1DBF2 0x04
2686 #define _CWG1DBF3 0x08
2687 #define _CWG1DBF4 0x10
2688 #define _CWG1DBF5 0x20
2690 //==============================================================================
2693 //==============================================================================
2696 extern __at(0x0693) __sfr CWG1CON0
;
2703 unsigned G1POLA
: 1;
2704 unsigned G1POLB
: 1;
2710 extern __at(0x0693) volatile __CWG1CON0bits_t CWG1CON0bits
;
2713 #define _G1POLA 0x08
2714 #define _G1POLB 0x10
2719 //==============================================================================
2722 //==============================================================================
2725 extern __at(0x0694) __sfr CWG1CON1
;
2735 unsigned G1ASDLA0
: 1;
2736 unsigned G1ASDLA1
: 1;
2737 unsigned G1ASDLB0
: 1;
2738 unsigned G1ASDLB1
: 1;
2750 unsigned G1ASDLA
: 2;
2757 unsigned G1ASDLB
: 2;
2761 extern __at(0x0694) volatile __CWG1CON1bits_t CWG1CON1bits
;
2766 #define _G1ASDLA0 0x10
2767 #define _G1ASDLA1 0x20
2768 #define _G1ASDLB0 0x40
2769 #define _G1ASDLB1 0x80
2771 //==============================================================================
2774 //==============================================================================
2777 extern __at(0x0695) __sfr CWG1CON2
;
2782 unsigned G1ASDSPPS
: 1;
2783 unsigned G1ASDSC1
: 1;
2784 unsigned G1ASDSC2
: 1;
2787 unsigned G1ARSEN
: 1;
2791 extern __at(0x0695) volatile __CWG1CON2bits_t CWG1CON2bits
;
2793 #define _G1ASDSPPS 0x02
2794 #define _G1ASDSC1 0x04
2795 #define _G1ASDSC2 0x08
2796 #define _G1ARSEN 0x40
2799 //==============================================================================
2802 //==============================================================================
2805 extern __at(0x0D8E) __sfr PWMEN
;
2811 unsigned PWM1EN_A
: 1;
2812 unsigned PWM2EN_A
: 1;
2813 unsigned PWM3EN_A
: 1;
2814 unsigned PWM4EN_A
: 1;
2823 unsigned MPWM1EN
: 1;
2824 unsigned MPWM2EN
: 1;
2825 unsigned MPWM3EN
: 1;
2834 extern __at(0x0D8E) volatile __PWMENbits_t PWMENbits
;
2836 #define _PWM1EN_A 0x01
2837 #define _MPWM1EN 0x01
2838 #define _PWM2EN_A 0x02
2839 #define _MPWM2EN 0x02
2840 #define _PWM3EN_A 0x04
2841 #define _MPWM3EN 0x04
2842 #define _PWM4EN_A 0x08
2844 //==============================================================================
2847 //==============================================================================
2850 extern __at(0x0D8F) __sfr PWMLD
;
2856 unsigned PWM1LDA_A
: 1;
2857 unsigned PWM2LDA_A
: 1;
2858 unsigned PWM3LDA_A
: 1;
2859 unsigned PWM4LDA_A
: 1;
2868 unsigned MPWM1LD
: 1;
2869 unsigned MPWM2LD
: 1;
2870 unsigned MPWM3LD
: 1;
2879 extern __at(0x0D8F) volatile __PWMLDbits_t PWMLDbits
;
2881 #define _PWM1LDA_A 0x01
2882 #define _MPWM1LD 0x01
2883 #define _PWM2LDA_A 0x02
2884 #define _MPWM2LD 0x02
2885 #define _PWM3LDA_A 0x04
2886 #define _MPWM3LD 0x04
2887 #define _PWM4LDA_A 0x08
2889 //==============================================================================
2892 //==============================================================================
2895 extern __at(0x0D90) __sfr PWMOUT
;
2901 unsigned PWM1OUT_A
: 1;
2902 unsigned PWM2OUT_A
: 1;
2903 unsigned PWM3OUT_A
: 1;
2904 unsigned PWM4OUT_A
: 1;
2913 unsigned MPWM1OUT
: 1;
2914 unsigned MPWM2OUT
: 1;
2915 unsigned MPWM3OUT
: 1;
2924 extern __at(0x0D90) volatile __PWMOUTbits_t PWMOUTbits
;
2926 #define _PWM1OUT_A 0x01
2927 #define _MPWM1OUT 0x01
2928 #define _PWM2OUT_A 0x02
2929 #define _MPWM2OUT 0x02
2930 #define _PWM3OUT_A 0x04
2931 #define _MPWM3OUT 0x04
2932 #define _PWM4OUT_A 0x08
2934 //==============================================================================
2936 extern __at(0x0D91) __sfr PWM1PH
;
2938 //==============================================================================
2941 extern __at(0x0D91) __sfr PWM1PHL
;
2945 unsigned PWM1PHL0
: 1;
2946 unsigned PWM1PHL1
: 1;
2947 unsigned PWM1PHL2
: 1;
2948 unsigned PWM1PHL3
: 1;
2949 unsigned PWM1PHL4
: 1;
2950 unsigned PWM1PHL5
: 1;
2951 unsigned PWM1PHL6
: 1;
2952 unsigned PWM1PHL7
: 1;
2955 extern __at(0x0D91) volatile __PWM1PHLbits_t PWM1PHLbits
;
2957 #define _PWM1PHL0 0x01
2958 #define _PWM1PHL1 0x02
2959 #define _PWM1PHL2 0x04
2960 #define _PWM1PHL3 0x08
2961 #define _PWM1PHL4 0x10
2962 #define _PWM1PHL5 0x20
2963 #define _PWM1PHL6 0x40
2964 #define _PWM1PHL7 0x80
2966 //==============================================================================
2969 //==============================================================================
2972 extern __at(0x0D92) __sfr PWM1PHH
;
2976 unsigned PWM1PHH0
: 1;
2977 unsigned PWM1PHH1
: 1;
2978 unsigned PWM1PHH2
: 1;
2979 unsigned PWM1PHH3
: 1;
2980 unsigned PWM1PHH4
: 1;
2981 unsigned PWM1PHH5
: 1;
2982 unsigned PWM1PHH6
: 1;
2983 unsigned PWM1PHH7
: 1;
2986 extern __at(0x0D92) volatile __PWM1PHHbits_t PWM1PHHbits
;
2988 #define _PWM1PHH0 0x01
2989 #define _PWM1PHH1 0x02
2990 #define _PWM1PHH2 0x04
2991 #define _PWM1PHH3 0x08
2992 #define _PWM1PHH4 0x10
2993 #define _PWM1PHH5 0x20
2994 #define _PWM1PHH6 0x40
2995 #define _PWM1PHH7 0x80
2997 //==============================================================================
2999 extern __at(0x0D93) __sfr PWM1DC
;
3001 //==============================================================================
3004 extern __at(0x0D93) __sfr PWM1DCL
;
3008 unsigned PWM1DCL0
: 1;
3009 unsigned PWM1DCL1
: 1;
3010 unsigned PWM1DCL2
: 1;
3011 unsigned PWM1DCL3
: 1;
3012 unsigned PWM1DCL4
: 1;
3013 unsigned PWM1DCL5
: 1;
3014 unsigned PWM1DCL6
: 1;
3015 unsigned PWM1DCL7
: 1;
3018 extern __at(0x0D93) volatile __PWM1DCLbits_t PWM1DCLbits
;
3020 #define _PWM1DCL0 0x01
3021 #define _PWM1DCL1 0x02
3022 #define _PWM1DCL2 0x04
3023 #define _PWM1DCL3 0x08
3024 #define _PWM1DCL4 0x10
3025 #define _PWM1DCL5 0x20
3026 #define _PWM1DCL6 0x40
3027 #define _PWM1DCL7 0x80
3029 //==============================================================================
3032 //==============================================================================
3035 extern __at(0x0D94) __sfr PWM1DCH
;
3039 unsigned PWM1DCH0
: 1;
3040 unsigned PWM1DCH1
: 1;
3041 unsigned PWM1DCH2
: 1;
3042 unsigned PWM1DCH3
: 1;
3043 unsigned PWM1DCH4
: 1;
3044 unsigned PWM1DCH5
: 1;
3045 unsigned PWM1DCH6
: 1;
3046 unsigned PWM1DCH7
: 1;
3049 extern __at(0x0D94) volatile __PWM1DCHbits_t PWM1DCHbits
;
3051 #define _PWM1DCH0 0x01
3052 #define _PWM1DCH1 0x02
3053 #define _PWM1DCH2 0x04
3054 #define _PWM1DCH3 0x08
3055 #define _PWM1DCH4 0x10
3056 #define _PWM1DCH5 0x20
3057 #define _PWM1DCH6 0x40
3058 #define _PWM1DCH7 0x80
3060 //==============================================================================
3062 extern __at(0x0D95) __sfr PWM1PR
;
3064 //==============================================================================
3067 extern __at(0x0D95) __sfr PWM1PRL
;
3071 unsigned PWM1PRL0
: 1;
3072 unsigned PWM1PRL1
: 1;
3073 unsigned PWM1PRL2
: 1;
3074 unsigned PWM1PRL3
: 1;
3075 unsigned PWM1PRL4
: 1;
3076 unsigned PWM1PRL5
: 1;
3077 unsigned PWM1PRL6
: 1;
3078 unsigned PWM1PRL7
: 1;
3081 extern __at(0x0D95) volatile __PWM1PRLbits_t PWM1PRLbits
;
3083 #define _PWM1PRL0 0x01
3084 #define _PWM1PRL1 0x02
3085 #define _PWM1PRL2 0x04
3086 #define _PWM1PRL3 0x08
3087 #define _PWM1PRL4 0x10
3088 #define _PWM1PRL5 0x20
3089 #define _PWM1PRL6 0x40
3090 #define _PWM1PRL7 0x80
3092 //==============================================================================
3095 //==============================================================================
3098 extern __at(0x0D96) __sfr PWM1PRH
;
3102 unsigned PWM1PRH0
: 1;
3103 unsigned PWM1PRH1
: 1;
3104 unsigned PWM1PRH2
: 1;
3105 unsigned PWM1PRH3
: 1;
3106 unsigned PWM1PRH4
: 1;
3107 unsigned PWM1PRH5
: 1;
3108 unsigned PWM1PRH6
: 1;
3109 unsigned PWM1PRH7
: 1;
3112 extern __at(0x0D96) volatile __PWM1PRHbits_t PWM1PRHbits
;
3114 #define _PWM1PRH0 0x01
3115 #define _PWM1PRH1 0x02
3116 #define _PWM1PRH2 0x04
3117 #define _PWM1PRH3 0x08
3118 #define _PWM1PRH4 0x10
3119 #define _PWM1PRH5 0x20
3120 #define _PWM1PRH6 0x40
3121 #define _PWM1PRH7 0x80
3123 //==============================================================================
3125 extern __at(0x0D97) __sfr PWM1OF
;
3127 //==============================================================================
3130 extern __at(0x0D97) __sfr PWM1OFL
;
3134 unsigned PWM1OFL0
: 1;
3135 unsigned PWM1OFL1
: 1;
3136 unsigned PWM1OFL2
: 1;
3137 unsigned PWM1OFL3
: 1;
3138 unsigned PWM1OFL4
: 1;
3139 unsigned PWM1OFL5
: 1;
3140 unsigned PWM1OFL6
: 1;
3141 unsigned PWM1OFL7
: 1;
3144 extern __at(0x0D97) volatile __PWM1OFLbits_t PWM1OFLbits
;
3146 #define _PWM1OFL0 0x01
3147 #define _PWM1OFL1 0x02
3148 #define _PWM1OFL2 0x04
3149 #define _PWM1OFL3 0x08
3150 #define _PWM1OFL4 0x10
3151 #define _PWM1OFL5 0x20
3152 #define _PWM1OFL6 0x40
3153 #define _PWM1OFL7 0x80
3155 //==============================================================================
3158 //==============================================================================
3161 extern __at(0x0D98) __sfr PWM1OFH
;
3165 unsigned PWM1OFH0
: 1;
3166 unsigned PWM1OFH1
: 1;
3167 unsigned PWM1OFH2
: 1;
3168 unsigned PWM1OFH3
: 1;
3169 unsigned PWM1OFH4
: 1;
3170 unsigned PWM1OFH5
: 1;
3171 unsigned PWM1OFH6
: 1;
3172 unsigned PWM1OFH7
: 1;
3175 extern __at(0x0D98) volatile __PWM1OFHbits_t PWM1OFHbits
;
3177 #define _PWM1OFH0 0x01
3178 #define _PWM1OFH1 0x02
3179 #define _PWM1OFH2 0x04
3180 #define _PWM1OFH3 0x08
3181 #define _PWM1OFH4 0x10
3182 #define _PWM1OFH5 0x20
3183 #define _PWM1OFH6 0x40
3184 #define _PWM1OFH7 0x80
3186 //==============================================================================
3188 extern __at(0x0D99) __sfr PWM1TMR
;
3190 //==============================================================================
3193 extern __at(0x0D99) __sfr PWM1TMRL
;
3197 unsigned PWM1TMRL0
: 1;
3198 unsigned PWM1TMRL1
: 1;
3199 unsigned PWM1TMRL2
: 1;
3200 unsigned PWM1TMRL3
: 1;
3201 unsigned PWM1TMRL4
: 1;
3202 unsigned PWM1TMRL5
: 1;
3203 unsigned PWM1TMRL6
: 1;
3204 unsigned PWM1TMRL7
: 1;
3207 extern __at(0x0D99) volatile __PWM1TMRLbits_t PWM1TMRLbits
;
3209 #define _PWM1TMRL0 0x01
3210 #define _PWM1TMRL1 0x02
3211 #define _PWM1TMRL2 0x04
3212 #define _PWM1TMRL3 0x08
3213 #define _PWM1TMRL4 0x10
3214 #define _PWM1TMRL5 0x20
3215 #define _PWM1TMRL6 0x40
3216 #define _PWM1TMRL7 0x80
3218 //==============================================================================
3221 //==============================================================================
3224 extern __at(0x0D9A) __sfr PWM1TMRH
;
3228 unsigned PWM1TMRH0
: 1;
3229 unsigned PWM1TMRH1
: 1;
3230 unsigned PWM1TMRH2
: 1;
3231 unsigned PWM1TMRH3
: 1;
3232 unsigned PWM1TMRH4
: 1;
3233 unsigned PWM1TMRH5
: 1;
3234 unsigned PWM1TMRH6
: 1;
3235 unsigned PWM1TMRH7
: 1;
3238 extern __at(0x0D9A) volatile __PWM1TMRHbits_t PWM1TMRHbits
;
3240 #define _PWM1TMRH0 0x01
3241 #define _PWM1TMRH1 0x02
3242 #define _PWM1TMRH2 0x04
3243 #define _PWM1TMRH3 0x08
3244 #define _PWM1TMRH4 0x10
3245 #define _PWM1TMRH5 0x20
3246 #define _PWM1TMRH6 0x40
3247 #define _PWM1TMRH7 0x80
3249 //==============================================================================
3252 //==============================================================================
3255 extern __at(0x0D9B) __sfr PWM1CON
;
3263 unsigned PWM1MODE0
: 1;
3264 unsigned PWM1MODE1
: 1;
3277 unsigned PWM1POL
: 1;
3278 unsigned PWM1OUT
: 1;
3279 unsigned PWM1OE
: 1;
3280 unsigned PWM1EN
: 1;
3286 unsigned PWM1MODE
: 2;
3298 extern __at(0x0D9B) volatile __PWM1CONbits_t PWM1CONbits
;
3300 #define _PWM1MODE0 0x04
3302 #define _PWM1MODE1 0x08
3305 #define _PWM1POL 0x10
3307 #define _PWM1OUT 0x20
3309 #define _PWM1OE 0x40
3311 #define _PWM1EN 0x80
3313 //==============================================================================
3316 //==============================================================================
3319 extern __at(0x0D9C) __sfr PWM1INTCON
;
3337 unsigned PWM1PRIE
: 1;
3338 unsigned PWM1DCIE
: 1;
3339 unsigned PWM1PHIE
: 1;
3340 unsigned PWM1OFIE
: 1;
3346 } __PWM1INTCONbits_t
;
3348 extern __at(0x0D9C) volatile __PWM1INTCONbits_t PWM1INTCONbits
;
3351 #define _PWM1PRIE 0x01
3353 #define _PWM1DCIE 0x02
3355 #define _PWM1PHIE 0x04
3357 #define _PWM1OFIE 0x08
3359 //==============================================================================
3362 //==============================================================================
3365 extern __at(0x0D9C) __sfr PWM1INTE
;
3383 unsigned PWM1PRIE
: 1;
3384 unsigned PWM1DCIE
: 1;
3385 unsigned PWM1PHIE
: 1;
3386 unsigned PWM1OFIE
: 1;
3394 extern __at(0x0D9C) volatile __PWM1INTEbits_t PWM1INTEbits
;
3396 #define _PWM1INTE_PRIE 0x01
3397 #define _PWM1INTE_PWM1PRIE 0x01
3398 #define _PWM1INTE_DCIE 0x02
3399 #define _PWM1INTE_PWM1DCIE 0x02
3400 #define _PWM1INTE_PHIE 0x04
3401 #define _PWM1INTE_PWM1PHIE 0x04
3402 #define _PWM1INTE_OFIE 0x08
3403 #define _PWM1INTE_PWM1OFIE 0x08
3405 //==============================================================================
3408 //==============================================================================
3411 extern __at(0x0D9D) __sfr PWM1INTF
;
3429 unsigned PWM1PRIF
: 1;
3430 unsigned PWM1DCIF
: 1;
3431 unsigned PWM1PHIF
: 1;
3432 unsigned PWM1OFIF
: 1;
3440 extern __at(0x0D9D) volatile __PWM1INTFbits_t PWM1INTFbits
;
3443 #define _PWM1PRIF 0x01
3445 #define _PWM1DCIF 0x02
3447 #define _PWM1PHIF 0x04
3449 #define _PWM1OFIF 0x08
3451 //==============================================================================
3454 //==============================================================================
3457 extern __at(0x0D9D) __sfr PWM1INTFLG
;
3475 unsigned PWM1PRIF
: 1;
3476 unsigned PWM1DCIF
: 1;
3477 unsigned PWM1PHIF
: 1;
3478 unsigned PWM1OFIF
: 1;
3484 } __PWM1INTFLGbits_t
;
3486 extern __at(0x0D9D) volatile __PWM1INTFLGbits_t PWM1INTFLGbits
;
3488 #define _PWM1INTFLG_PRIF 0x01
3489 #define _PWM1INTFLG_PWM1PRIF 0x01
3490 #define _PWM1INTFLG_DCIF 0x02
3491 #define _PWM1INTFLG_PWM1DCIF 0x02
3492 #define _PWM1INTFLG_PHIF 0x04
3493 #define _PWM1INTFLG_PWM1PHIF 0x04
3494 #define _PWM1INTFLG_OFIF 0x08
3495 #define _PWM1INTFLG_PWM1OFIF 0x08
3497 //==============================================================================
3500 //==============================================================================
3503 extern __at(0x0D9E) __sfr PWM1CLKCON
;
3509 unsigned PWM1CS0
: 1;
3510 unsigned PWM1CS1
: 1;
3513 unsigned PWM1PS0
: 1;
3514 unsigned PWM1PS1
: 1;
3515 unsigned PWM1PS2
: 1;
3533 unsigned PWM1CS
: 2;
3546 unsigned PWM1PS
: 3;
3556 } __PWM1CLKCONbits_t
;
3558 extern __at(0x0D9E) volatile __PWM1CLKCONbits_t PWM1CLKCONbits
;
3560 #define _PWM1CLKCON_PWM1CS0 0x01
3561 #define _PWM1CLKCON_CS0 0x01
3562 #define _PWM1CLKCON_PWM1CS1 0x02
3563 #define _PWM1CLKCON_CS1 0x02
3564 #define _PWM1CLKCON_PWM1PS0 0x10
3565 #define _PWM1CLKCON_PS0 0x10
3566 #define _PWM1CLKCON_PWM1PS1 0x20
3567 #define _PWM1CLKCON_PS1 0x20
3568 #define _PWM1CLKCON_PWM1PS2 0x40
3569 #define _PWM1CLKCON_PS2 0x40
3571 //==============================================================================
3574 //==============================================================================
3577 extern __at(0x0D9F) __sfr PWM1LDCON
;
3583 unsigned PWM1LDS0
: 1;
3584 unsigned PWM1LDS1
: 1;
3601 unsigned PWM1LDM
: 1;
3602 unsigned PWM1LD
: 1;
3607 unsigned PWM1LDS
: 2;
3616 } __PWM1LDCONbits_t
;
3618 extern __at(0x0D9F) volatile __PWM1LDCONbits_t PWM1LDCONbits
;
3620 #define _PWM1LDS0 0x01
3622 #define _PWM1LDS1 0x02
3625 #define _PWM1LDM 0x40
3627 #define _PWM1LD 0x80
3629 //==============================================================================
3632 //==============================================================================
3635 extern __at(0x0DA0) __sfr PWM1OFCON
;
3641 unsigned PWM1OFS0
: 1;
3642 unsigned PWM1OFS1
: 1;
3646 unsigned PWM1OFM0
: 1;
3647 unsigned PWM1OFM1
: 1;
3657 unsigned PWM1OFMC
: 1;
3665 unsigned PWM1OFS
: 2;
3678 unsigned PWM1OFM
: 2;
3688 } __PWM1OFCONbits_t
;
3690 extern __at(0x0DA0) volatile __PWM1OFCONbits_t PWM1OFCONbits
;
3692 #define _PWM1OFS0 0x01
3694 #define _PWM1OFS1 0x02
3697 #define _PWM1OFMC 0x10
3698 #define _PWM1OFM0 0x20
3700 #define _PWM1OFM1 0x40
3703 //==============================================================================
3705 extern __at(0x0DA1) __sfr PWM2PH
;
3707 //==============================================================================
3710 extern __at(0x0DA1) __sfr PWM2PHL
;
3714 unsigned PWM2PHL0
: 1;
3715 unsigned PWM2PHL1
: 1;
3716 unsigned PWM2PHL2
: 1;
3717 unsigned PWM2PHL3
: 1;
3718 unsigned PWM2PHL4
: 1;
3719 unsigned PWM2PHL5
: 1;
3720 unsigned PWM2PHL6
: 1;
3721 unsigned PWM2PHL7
: 1;
3724 extern __at(0x0DA1) volatile __PWM2PHLbits_t PWM2PHLbits
;
3726 #define _PWM2PHL0 0x01
3727 #define _PWM2PHL1 0x02
3728 #define _PWM2PHL2 0x04
3729 #define _PWM2PHL3 0x08
3730 #define _PWM2PHL4 0x10
3731 #define _PWM2PHL5 0x20
3732 #define _PWM2PHL6 0x40
3733 #define _PWM2PHL7 0x80
3735 //==============================================================================
3738 //==============================================================================
3741 extern __at(0x0DA2) __sfr PWM2PHH
;
3745 unsigned PWM2PHH0
: 1;
3746 unsigned PWM2PHH1
: 1;
3747 unsigned PWM2PHH2
: 1;
3748 unsigned PWM2PHH3
: 1;
3749 unsigned PWM2PHH4
: 1;
3750 unsigned PWM2PHH5
: 1;
3751 unsigned PWM2PHH6
: 1;
3752 unsigned PWM2PHH7
: 1;
3755 extern __at(0x0DA2) volatile __PWM2PHHbits_t PWM2PHHbits
;
3757 #define _PWM2PHH0 0x01
3758 #define _PWM2PHH1 0x02
3759 #define _PWM2PHH2 0x04
3760 #define _PWM2PHH3 0x08
3761 #define _PWM2PHH4 0x10
3762 #define _PWM2PHH5 0x20
3763 #define _PWM2PHH6 0x40
3764 #define _PWM2PHH7 0x80
3766 //==============================================================================
3768 extern __at(0x0DA3) __sfr PWM2DC
;
3770 //==============================================================================
3773 extern __at(0x0DA3) __sfr PWM2DCL
;
3777 unsigned PWM2DCL0
: 1;
3778 unsigned PWM2DCL1
: 1;
3779 unsigned PWM2DCL2
: 1;
3780 unsigned PWM2DCL3
: 1;
3781 unsigned PWM2DCL4
: 1;
3782 unsigned PWM2DCL5
: 1;
3783 unsigned PWM2DCL6
: 1;
3784 unsigned PWM2DCL7
: 1;
3787 extern __at(0x0DA3) volatile __PWM2DCLbits_t PWM2DCLbits
;
3789 #define _PWM2DCL0 0x01
3790 #define _PWM2DCL1 0x02
3791 #define _PWM2DCL2 0x04
3792 #define _PWM2DCL3 0x08
3793 #define _PWM2DCL4 0x10
3794 #define _PWM2DCL5 0x20
3795 #define _PWM2DCL6 0x40
3796 #define _PWM2DCL7 0x80
3798 //==============================================================================
3801 //==============================================================================
3804 extern __at(0x0DA4) __sfr PWM2DCH
;
3808 unsigned PWM2DCH0
: 1;
3809 unsigned PWM2DCH1
: 1;
3810 unsigned PWM2DCH2
: 1;
3811 unsigned PWM2DCH3
: 1;
3812 unsigned PWM2DCH4
: 1;
3813 unsigned PWM2DCH5
: 1;
3814 unsigned PWM2DCH6
: 1;
3815 unsigned PWM2DCH7
: 1;
3818 extern __at(0x0DA4) volatile __PWM2DCHbits_t PWM2DCHbits
;
3820 #define _PWM2DCH0 0x01
3821 #define _PWM2DCH1 0x02
3822 #define _PWM2DCH2 0x04
3823 #define _PWM2DCH3 0x08
3824 #define _PWM2DCH4 0x10
3825 #define _PWM2DCH5 0x20
3826 #define _PWM2DCH6 0x40
3827 #define _PWM2DCH7 0x80
3829 //==============================================================================
3831 extern __at(0x0DA5) __sfr PWM2PR
;
3833 //==============================================================================
3836 extern __at(0x0DA5) __sfr PWM2PRL
;
3840 unsigned PWM2PRL0
: 1;
3841 unsigned PWM2PRL1
: 1;
3842 unsigned PWM2PRL2
: 1;
3843 unsigned PWM2PRL3
: 1;
3844 unsigned PWM2PRL4
: 1;
3845 unsigned PWM2PRL5
: 1;
3846 unsigned PWM2PRL6
: 1;
3847 unsigned PWM2PRL7
: 1;
3850 extern __at(0x0DA5) volatile __PWM2PRLbits_t PWM2PRLbits
;
3852 #define _PWM2PRL0 0x01
3853 #define _PWM2PRL1 0x02
3854 #define _PWM2PRL2 0x04
3855 #define _PWM2PRL3 0x08
3856 #define _PWM2PRL4 0x10
3857 #define _PWM2PRL5 0x20
3858 #define _PWM2PRL6 0x40
3859 #define _PWM2PRL7 0x80
3861 //==============================================================================
3864 //==============================================================================
3867 extern __at(0x0DA6) __sfr PWM2PRH
;
3871 unsigned PWM2PRH0
: 1;
3872 unsigned PWM2PRH1
: 1;
3873 unsigned PWM2PRH2
: 1;
3874 unsigned PWM2PRH3
: 1;
3875 unsigned PWM2PRH4
: 1;
3876 unsigned PWM2PRH5
: 1;
3877 unsigned PWM2PRH6
: 1;
3878 unsigned PWM2PRH7
: 1;
3881 extern __at(0x0DA6) volatile __PWM2PRHbits_t PWM2PRHbits
;
3883 #define _PWM2PRH0 0x01
3884 #define _PWM2PRH1 0x02
3885 #define _PWM2PRH2 0x04
3886 #define _PWM2PRH3 0x08
3887 #define _PWM2PRH4 0x10
3888 #define _PWM2PRH5 0x20
3889 #define _PWM2PRH6 0x40
3890 #define _PWM2PRH7 0x80
3892 //==============================================================================
3894 extern __at(0x0DA7) __sfr PWM2OF
;
3896 //==============================================================================
3899 extern __at(0x0DA7) __sfr PWM2OFL
;
3903 unsigned PWM2OFL0
: 1;
3904 unsigned PWM2OFL1
: 1;
3905 unsigned PWM2OFL2
: 1;
3906 unsigned PWM2OFL3
: 1;
3907 unsigned PWM2OFL4
: 1;
3908 unsigned PWM2OFL5
: 1;
3909 unsigned PWM2OFL6
: 1;
3910 unsigned PWM2OFL7
: 1;
3913 extern __at(0x0DA7) volatile __PWM2OFLbits_t PWM2OFLbits
;
3915 #define _PWM2OFL0 0x01
3916 #define _PWM2OFL1 0x02
3917 #define _PWM2OFL2 0x04
3918 #define _PWM2OFL3 0x08
3919 #define _PWM2OFL4 0x10
3920 #define _PWM2OFL5 0x20
3921 #define _PWM2OFL6 0x40
3922 #define _PWM2OFL7 0x80
3924 //==============================================================================
3927 //==============================================================================
3930 extern __at(0x0DA8) __sfr PWM2OFH
;
3934 unsigned PWM2OFH0
: 1;
3935 unsigned PWM2OFH1
: 1;
3936 unsigned PWM2OFH2
: 1;
3937 unsigned PWM2OFH3
: 1;
3938 unsigned PWM2OFH4
: 1;
3939 unsigned PWM2OFH5
: 1;
3940 unsigned PWM2OFH6
: 1;
3941 unsigned PWM2OFH7
: 1;
3944 extern __at(0x0DA8) volatile __PWM2OFHbits_t PWM2OFHbits
;
3946 #define _PWM2OFH0 0x01
3947 #define _PWM2OFH1 0x02
3948 #define _PWM2OFH2 0x04
3949 #define _PWM2OFH3 0x08
3950 #define _PWM2OFH4 0x10
3951 #define _PWM2OFH5 0x20
3952 #define _PWM2OFH6 0x40
3953 #define _PWM2OFH7 0x80
3955 //==============================================================================
3957 extern __at(0x0DA9) __sfr PWM2TMR
;
3959 //==============================================================================
3962 extern __at(0x0DA9) __sfr PWM2TMRL
;
3966 unsigned PWM2TMRL0
: 1;
3967 unsigned PWM2TMRL1
: 1;
3968 unsigned PWM2TMRL2
: 1;
3969 unsigned PWM2TMRL3
: 1;
3970 unsigned PWM2TMRL4
: 1;
3971 unsigned PWM2TMRL5
: 1;
3972 unsigned PWM2TMRL6
: 1;
3973 unsigned PWM2TMRL7
: 1;
3976 extern __at(0x0DA9) volatile __PWM2TMRLbits_t PWM2TMRLbits
;
3978 #define _PWM2TMRL0 0x01
3979 #define _PWM2TMRL1 0x02
3980 #define _PWM2TMRL2 0x04
3981 #define _PWM2TMRL3 0x08
3982 #define _PWM2TMRL4 0x10
3983 #define _PWM2TMRL5 0x20
3984 #define _PWM2TMRL6 0x40
3985 #define _PWM2TMRL7 0x80
3987 //==============================================================================
3990 //==============================================================================
3993 extern __at(0x0DAA) __sfr PWM2TMRH
;
3997 unsigned PWM2TMRH0
: 1;
3998 unsigned PWM2TMRH1
: 1;
3999 unsigned PWM2TMRH2
: 1;
4000 unsigned PWM2TMRH3
: 1;
4001 unsigned PWM2TMRH4
: 1;
4002 unsigned PWM2TMRH5
: 1;
4003 unsigned PWM2TMRH6
: 1;
4004 unsigned PWM2TMRH7
: 1;
4007 extern __at(0x0DAA) volatile __PWM2TMRHbits_t PWM2TMRHbits
;
4009 #define _PWM2TMRH0 0x01
4010 #define _PWM2TMRH1 0x02
4011 #define _PWM2TMRH2 0x04
4012 #define _PWM2TMRH3 0x08
4013 #define _PWM2TMRH4 0x10
4014 #define _PWM2TMRH5 0x20
4015 #define _PWM2TMRH6 0x40
4016 #define _PWM2TMRH7 0x80
4018 //==============================================================================
4021 //==============================================================================
4024 extern __at(0x0DAB) __sfr PWM2CON
;
4032 unsigned PWM2MODE0
: 1;
4033 unsigned PWM2MODE1
: 1;
4046 unsigned PWM2POL
: 1;
4047 unsigned PWM2OUT
: 1;
4048 unsigned PWM2OE
: 1;
4049 unsigned PWM2EN
: 1;
4062 unsigned PWM2MODE
: 2;
4067 extern __at(0x0DAB) volatile __PWM2CONbits_t PWM2CONbits
;
4069 #define _PWM2CON_PWM2MODE0 0x04
4070 #define _PWM2CON_MODE0 0x04
4071 #define _PWM2CON_PWM2MODE1 0x08
4072 #define _PWM2CON_MODE1 0x08
4073 #define _PWM2CON_POL 0x10
4074 #define _PWM2CON_PWM2POL 0x10
4075 #define _PWM2CON_OUT 0x20
4076 #define _PWM2CON_PWM2OUT 0x20
4077 #define _PWM2CON_OE 0x40
4078 #define _PWM2CON_PWM2OE 0x40
4079 #define _PWM2CON_EN 0x80
4080 #define _PWM2CON_PWM2EN 0x80
4082 //==============================================================================
4085 //==============================================================================
4088 extern __at(0x0DAC) __sfr PWM2INTCON
;
4106 unsigned PWM2PRIE
: 1;
4107 unsigned PWM2DCIE
: 1;
4108 unsigned PWM2PHIE
: 1;
4109 unsigned PWM2OFIE
: 1;
4115 } __PWM2INTCONbits_t
;
4117 extern __at(0x0DAC) volatile __PWM2INTCONbits_t PWM2INTCONbits
;
4119 #define _PWM2INTCON_PRIE 0x01
4120 #define _PWM2INTCON_PWM2PRIE 0x01
4121 #define _PWM2INTCON_DCIE 0x02
4122 #define _PWM2INTCON_PWM2DCIE 0x02
4123 #define _PWM2INTCON_PHIE 0x04
4124 #define _PWM2INTCON_PWM2PHIE 0x04
4125 #define _PWM2INTCON_OFIE 0x08
4126 #define _PWM2INTCON_PWM2OFIE 0x08
4128 //==============================================================================
4131 //==============================================================================
4134 extern __at(0x0DAC) __sfr PWM2INTE
;
4152 unsigned PWM2PRIE
: 1;
4153 unsigned PWM2DCIE
: 1;
4154 unsigned PWM2PHIE
: 1;
4155 unsigned PWM2OFIE
: 1;
4163 extern __at(0x0DAC) volatile __PWM2INTEbits_t PWM2INTEbits
;
4165 #define _PWM2INTE_PRIE 0x01
4166 #define _PWM2INTE_PWM2PRIE 0x01
4167 #define _PWM2INTE_DCIE 0x02
4168 #define _PWM2INTE_PWM2DCIE 0x02
4169 #define _PWM2INTE_PHIE 0x04
4170 #define _PWM2INTE_PWM2PHIE 0x04
4171 #define _PWM2INTE_OFIE 0x08
4172 #define _PWM2INTE_PWM2OFIE 0x08
4174 //==============================================================================
4177 //==============================================================================
4180 extern __at(0x0DAD) __sfr PWM2INTF
;
4198 unsigned PWM2PRIF
: 1;
4199 unsigned PWM2DCIF
: 1;
4200 unsigned PWM2PHIF
: 1;
4201 unsigned PWM2OFIF
: 1;
4209 extern __at(0x0DAD) volatile __PWM2INTFbits_t PWM2INTFbits
;
4211 #define _PWM2INTF_PRIF 0x01
4212 #define _PWM2INTF_PWM2PRIF 0x01
4213 #define _PWM2INTF_DCIF 0x02
4214 #define _PWM2INTF_PWM2DCIF 0x02
4215 #define _PWM2INTF_PHIF 0x04
4216 #define _PWM2INTF_PWM2PHIF 0x04
4217 #define _PWM2INTF_OFIF 0x08
4218 #define _PWM2INTF_PWM2OFIF 0x08
4220 //==============================================================================
4223 //==============================================================================
4226 extern __at(0x0DAD) __sfr PWM2INTFLG
;
4244 unsigned PWM2PRIF
: 1;
4245 unsigned PWM2DCIF
: 1;
4246 unsigned PWM2PHIF
: 1;
4247 unsigned PWM2OFIF
: 1;
4253 } __PWM2INTFLGbits_t
;
4255 extern __at(0x0DAD) volatile __PWM2INTFLGbits_t PWM2INTFLGbits
;
4257 #define _PWM2INTFLG_PRIF 0x01
4258 #define _PWM2INTFLG_PWM2PRIF 0x01
4259 #define _PWM2INTFLG_DCIF 0x02
4260 #define _PWM2INTFLG_PWM2DCIF 0x02
4261 #define _PWM2INTFLG_PHIF 0x04
4262 #define _PWM2INTFLG_PWM2PHIF 0x04
4263 #define _PWM2INTFLG_OFIF 0x08
4264 #define _PWM2INTFLG_PWM2OFIF 0x08
4266 //==============================================================================
4269 //==============================================================================
4272 extern __at(0x0DAE) __sfr PWM2CLKCON
;
4278 unsigned PWM2CS0
: 1;
4279 unsigned PWM2CS1
: 1;
4282 unsigned PWM2PS0
: 1;
4283 unsigned PWM2PS1
: 1;
4284 unsigned PWM2PS2
: 1;
4302 unsigned PWM2CS
: 2;
4315 unsigned PWM2PS
: 3;
4325 } __PWM2CLKCONbits_t
;
4327 extern __at(0x0DAE) volatile __PWM2CLKCONbits_t PWM2CLKCONbits
;
4329 #define _PWM2CLKCON_PWM2CS0 0x01
4330 #define _PWM2CLKCON_CS0 0x01
4331 #define _PWM2CLKCON_PWM2CS1 0x02
4332 #define _PWM2CLKCON_CS1 0x02
4333 #define _PWM2CLKCON_PWM2PS0 0x10
4334 #define _PWM2CLKCON_PS0 0x10
4335 #define _PWM2CLKCON_PWM2PS1 0x20
4336 #define _PWM2CLKCON_PS1 0x20
4337 #define _PWM2CLKCON_PWM2PS2 0x40
4338 #define _PWM2CLKCON_PS2 0x40
4340 //==============================================================================
4343 //==============================================================================
4346 extern __at(0x0DAF) __sfr PWM2LDCON
;
4352 unsigned PWM2LDS0
: 1;
4353 unsigned PWM2LDS1
: 1;
4370 unsigned PWM2LDM
: 1;
4371 unsigned PWM2LD
: 1;
4376 unsigned PWM2LDS
: 2;
4385 } __PWM2LDCONbits_t
;
4387 extern __at(0x0DAF) volatile __PWM2LDCONbits_t PWM2LDCONbits
;
4389 #define _PWM2LDCON_PWM2LDS0 0x01
4390 #define _PWM2LDCON_LDS0 0x01
4391 #define _PWM2LDCON_PWM2LDS1 0x02
4392 #define _PWM2LDCON_LDS1 0x02
4393 #define _PWM2LDCON_LDT 0x40
4394 #define _PWM2LDCON_PWM2LDM 0x40
4395 #define _PWM2LDCON_LDA 0x80
4396 #define _PWM2LDCON_PWM2LD 0x80
4398 //==============================================================================
4401 //==============================================================================
4404 extern __at(0x0DB0) __sfr PWM2OFCON
;
4410 unsigned PWM2OFS0
: 1;
4411 unsigned PWM2OFS1
: 1;
4415 unsigned PWM2OFM0
: 1;
4416 unsigned PWM2OFM1
: 1;
4426 unsigned PWM2OFMC
: 1;
4440 unsigned PWM2OFS
: 2;
4447 unsigned PWM2OFM
: 2;
4457 } __PWM2OFCONbits_t
;
4459 extern __at(0x0DB0) volatile __PWM2OFCONbits_t PWM2OFCONbits
;
4461 #define _PWM2OFCON_PWM2OFS0 0x01
4462 #define _PWM2OFCON_OFS0 0x01
4463 #define _PWM2OFCON_PWM2OFS1 0x02
4464 #define _PWM2OFCON_OFS1 0x02
4465 #define _PWM2OFCON_OFO 0x10
4466 #define _PWM2OFCON_PWM2OFMC 0x10
4467 #define _PWM2OFCON_PWM2OFM0 0x20
4468 #define _PWM2OFCON_OFM0 0x20
4469 #define _PWM2OFCON_PWM2OFM1 0x40
4470 #define _PWM2OFCON_OFM1 0x40
4472 //==============================================================================
4474 extern __at(0x0DB1) __sfr PWM3PH
;
4476 //==============================================================================
4479 extern __at(0x0DB1) __sfr PWM3PHL
;
4483 unsigned PWM3PHL0
: 1;
4484 unsigned PWM3PHL1
: 1;
4485 unsigned PWM3PHL2
: 1;
4486 unsigned PWM3PHL3
: 1;
4487 unsigned PWM3PHL4
: 1;
4488 unsigned PWM3PHL5
: 1;
4489 unsigned PWM3PHL6
: 1;
4490 unsigned PWM3PHL7
: 1;
4493 extern __at(0x0DB1) volatile __PWM3PHLbits_t PWM3PHLbits
;
4495 #define _PWM3PHL0 0x01
4496 #define _PWM3PHL1 0x02
4497 #define _PWM3PHL2 0x04
4498 #define _PWM3PHL3 0x08
4499 #define _PWM3PHL4 0x10
4500 #define _PWM3PHL5 0x20
4501 #define _PWM3PHL6 0x40
4502 #define _PWM3PHL7 0x80
4504 //==============================================================================
4507 //==============================================================================
4510 extern __at(0x0DB2) __sfr PWM3PHH
;
4514 unsigned PWM3PHH0
: 1;
4515 unsigned PWM3PHH1
: 1;
4516 unsigned PWM3PHH2
: 1;
4517 unsigned PWM3PHH3
: 1;
4518 unsigned PWM3PHH4
: 1;
4519 unsigned PWM3PHH5
: 1;
4520 unsigned PWM3PHH6
: 1;
4521 unsigned PWM3PHH7
: 1;
4524 extern __at(0x0DB2) volatile __PWM3PHHbits_t PWM3PHHbits
;
4526 #define _PWM3PHH0 0x01
4527 #define _PWM3PHH1 0x02
4528 #define _PWM3PHH2 0x04
4529 #define _PWM3PHH3 0x08
4530 #define _PWM3PHH4 0x10
4531 #define _PWM3PHH5 0x20
4532 #define _PWM3PHH6 0x40
4533 #define _PWM3PHH7 0x80
4535 //==============================================================================
4537 extern __at(0x0DB3) __sfr PWM3DC
;
4539 //==============================================================================
4542 extern __at(0x0DB3) __sfr PWM3DCL
;
4546 unsigned PWM3DCL0
: 1;
4547 unsigned PWM3DCL1
: 1;
4548 unsigned PWM3DCL2
: 1;
4549 unsigned PWM3DCL3
: 1;
4550 unsigned PWM3DCL4
: 1;
4551 unsigned PWM3DCL5
: 1;
4552 unsigned PWM3DCL6
: 1;
4553 unsigned PWM3DCL7
: 1;
4556 extern __at(0x0DB3) volatile __PWM3DCLbits_t PWM3DCLbits
;
4558 #define _PWM3DCL0 0x01
4559 #define _PWM3DCL1 0x02
4560 #define _PWM3DCL2 0x04
4561 #define _PWM3DCL3 0x08
4562 #define _PWM3DCL4 0x10
4563 #define _PWM3DCL5 0x20
4564 #define _PWM3DCL6 0x40
4565 #define _PWM3DCL7 0x80
4567 //==============================================================================
4570 //==============================================================================
4573 extern __at(0x0DB4) __sfr PWM3DCH
;
4577 unsigned PWM3DCH0
: 1;
4578 unsigned PWM3DCH1
: 1;
4579 unsigned PWM3DCH2
: 1;
4580 unsigned PWM3DCH3
: 1;
4581 unsigned PWM3DCH4
: 1;
4582 unsigned PWM3DCH5
: 1;
4583 unsigned PWM3DCH6
: 1;
4584 unsigned PWM3DCH7
: 1;
4587 extern __at(0x0DB4) volatile __PWM3DCHbits_t PWM3DCHbits
;
4589 #define _PWM3DCH0 0x01
4590 #define _PWM3DCH1 0x02
4591 #define _PWM3DCH2 0x04
4592 #define _PWM3DCH3 0x08
4593 #define _PWM3DCH4 0x10
4594 #define _PWM3DCH5 0x20
4595 #define _PWM3DCH6 0x40
4596 #define _PWM3DCH7 0x80
4598 //==============================================================================
4600 extern __at(0x0DB5) __sfr PWM3PR
;
4602 //==============================================================================
4605 extern __at(0x0DB5) __sfr PWM3PRL
;
4609 unsigned PWM3PRL0
: 1;
4610 unsigned PWM3PRL1
: 1;
4611 unsigned PWM3PRL2
: 1;
4612 unsigned PWM3PRL3
: 1;
4613 unsigned PWM3PRL4
: 1;
4614 unsigned PWM3PRL5
: 1;
4615 unsigned PWM3PRL6
: 1;
4616 unsigned PWM3PRL7
: 1;
4619 extern __at(0x0DB5) volatile __PWM3PRLbits_t PWM3PRLbits
;
4621 #define _PWM3PRL0 0x01
4622 #define _PWM3PRL1 0x02
4623 #define _PWM3PRL2 0x04
4624 #define _PWM3PRL3 0x08
4625 #define _PWM3PRL4 0x10
4626 #define _PWM3PRL5 0x20
4627 #define _PWM3PRL6 0x40
4628 #define _PWM3PRL7 0x80
4630 //==============================================================================
4633 //==============================================================================
4636 extern __at(0x0DB6) __sfr PWM3PRH
;
4640 unsigned PWM3PRH0
: 1;
4641 unsigned PWM3PRH1
: 1;
4642 unsigned PWM3PRH2
: 1;
4643 unsigned PWM3PRH3
: 1;
4644 unsigned PWM3PRH4
: 1;
4645 unsigned PWM3PRH5
: 1;
4646 unsigned PWM3PRH6
: 1;
4647 unsigned PWM3PRH7
: 1;
4650 extern __at(0x0DB6) volatile __PWM3PRHbits_t PWM3PRHbits
;
4652 #define _PWM3PRH0 0x01
4653 #define _PWM3PRH1 0x02
4654 #define _PWM3PRH2 0x04
4655 #define _PWM3PRH3 0x08
4656 #define _PWM3PRH4 0x10
4657 #define _PWM3PRH5 0x20
4658 #define _PWM3PRH6 0x40
4659 #define _PWM3PRH7 0x80
4661 //==============================================================================
4663 extern __at(0x0DB7) __sfr PWM3OF
;
4665 //==============================================================================
4668 extern __at(0x0DB7) __sfr PWM3OFL
;
4672 unsigned PWM3OFL0
: 1;
4673 unsigned PWM3OFL1
: 1;
4674 unsigned PWM3OFL2
: 1;
4675 unsigned PWM3OFL3
: 1;
4676 unsigned PWM3OFL4
: 1;
4677 unsigned PWM3OFL5
: 1;
4678 unsigned PWM3OFL6
: 1;
4679 unsigned PWM3OFL7
: 1;
4682 extern __at(0x0DB7) volatile __PWM3OFLbits_t PWM3OFLbits
;
4684 #define _PWM3OFL0 0x01
4685 #define _PWM3OFL1 0x02
4686 #define _PWM3OFL2 0x04
4687 #define _PWM3OFL3 0x08
4688 #define _PWM3OFL4 0x10
4689 #define _PWM3OFL5 0x20
4690 #define _PWM3OFL6 0x40
4691 #define _PWM3OFL7 0x80
4693 //==============================================================================
4696 //==============================================================================
4699 extern __at(0x0DB8) __sfr PWM3OFH
;
4703 unsigned PWM3OFH0
: 1;
4704 unsigned PWM3OFH1
: 1;
4705 unsigned PWM3OFH2
: 1;
4706 unsigned PWM3OFH3
: 1;
4707 unsigned PWM3OFH4
: 1;
4708 unsigned PWM3OFH5
: 1;
4709 unsigned PWM3OFH6
: 1;
4710 unsigned PWM3OFH7
: 1;
4713 extern __at(0x0DB8) volatile __PWM3OFHbits_t PWM3OFHbits
;
4715 #define _PWM3OFH0 0x01
4716 #define _PWM3OFH1 0x02
4717 #define _PWM3OFH2 0x04
4718 #define _PWM3OFH3 0x08
4719 #define _PWM3OFH4 0x10
4720 #define _PWM3OFH5 0x20
4721 #define _PWM3OFH6 0x40
4722 #define _PWM3OFH7 0x80
4724 //==============================================================================
4726 extern __at(0x0DB9) __sfr PWM3TMR
;
4728 //==============================================================================
4731 extern __at(0x0DB9) __sfr PWM3TMRL
;
4735 unsigned PWM3TMRL0
: 1;
4736 unsigned PWM3TMRL1
: 1;
4737 unsigned PWM3TMRL2
: 1;
4738 unsigned PWM3TMRL3
: 1;
4739 unsigned PWM3TMRL4
: 1;
4740 unsigned PWM3TMRL5
: 1;
4741 unsigned PWM3TMRL6
: 1;
4742 unsigned PWM3TMRL7
: 1;
4745 extern __at(0x0DB9) volatile __PWM3TMRLbits_t PWM3TMRLbits
;
4747 #define _PWM3TMRL0 0x01
4748 #define _PWM3TMRL1 0x02
4749 #define _PWM3TMRL2 0x04
4750 #define _PWM3TMRL3 0x08
4751 #define _PWM3TMRL4 0x10
4752 #define _PWM3TMRL5 0x20
4753 #define _PWM3TMRL6 0x40
4754 #define _PWM3TMRL7 0x80
4756 //==============================================================================
4759 //==============================================================================
4762 extern __at(0x0DBA) __sfr PWM3TMRH
;
4766 unsigned PWM3TMRH0
: 1;
4767 unsigned PWM3TMRH1
: 1;
4768 unsigned PWM3TMRH2
: 1;
4769 unsigned PWM3TMRH3
: 1;
4770 unsigned PWM3TMRH4
: 1;
4771 unsigned PWM3TMRH5
: 1;
4772 unsigned PWM3TMRH6
: 1;
4773 unsigned PWM3TMRH7
: 1;
4776 extern __at(0x0DBA) volatile __PWM3TMRHbits_t PWM3TMRHbits
;
4778 #define _PWM3TMRH0 0x01
4779 #define _PWM3TMRH1 0x02
4780 #define _PWM3TMRH2 0x04
4781 #define _PWM3TMRH3 0x08
4782 #define _PWM3TMRH4 0x10
4783 #define _PWM3TMRH5 0x20
4784 #define _PWM3TMRH6 0x40
4785 #define _PWM3TMRH7 0x80
4787 //==============================================================================
4790 //==============================================================================
4793 extern __at(0x0DBB) __sfr PWM3CON
;
4801 unsigned PWM3MODE0
: 1;
4802 unsigned PWM3MODE1
: 1;
4815 unsigned PWM3POL
: 1;
4816 unsigned PWM3OUT
: 1;
4817 unsigned PWM3OE
: 1;
4818 unsigned PWM3EN
: 1;
4831 unsigned PWM3MODE
: 2;
4836 extern __at(0x0DBB) volatile __PWM3CONbits_t PWM3CONbits
;
4838 #define _PWM3CON_PWM3MODE0 0x04
4839 #define _PWM3CON_MODE0 0x04
4840 #define _PWM3CON_PWM3MODE1 0x08
4841 #define _PWM3CON_MODE1 0x08
4842 #define _PWM3CON_POL 0x10
4843 #define _PWM3CON_PWM3POL 0x10
4844 #define _PWM3CON_OUT 0x20
4845 #define _PWM3CON_PWM3OUT 0x20
4846 #define _PWM3CON_OE 0x40
4847 #define _PWM3CON_PWM3OE 0x40
4848 #define _PWM3CON_EN 0x80
4849 #define _PWM3CON_PWM3EN 0x80
4851 //==============================================================================
4854 //==============================================================================
4857 extern __at(0x0DBC) __sfr PWM3INTCON
;
4875 unsigned PWM3PRIE
: 1;
4876 unsigned PWM3DCIE
: 1;
4877 unsigned PWM3PHIE
: 1;
4878 unsigned PWM3OFIE
: 1;
4884 } __PWM3INTCONbits_t
;
4886 extern __at(0x0DBC) volatile __PWM3INTCONbits_t PWM3INTCONbits
;
4888 #define _PWM3INTCON_PRIE 0x01
4889 #define _PWM3INTCON_PWM3PRIE 0x01
4890 #define _PWM3INTCON_DCIE 0x02
4891 #define _PWM3INTCON_PWM3DCIE 0x02
4892 #define _PWM3INTCON_PHIE 0x04
4893 #define _PWM3INTCON_PWM3PHIE 0x04
4894 #define _PWM3INTCON_OFIE 0x08
4895 #define _PWM3INTCON_PWM3OFIE 0x08
4897 //==============================================================================
4900 //==============================================================================
4903 extern __at(0x0DBC) __sfr PWM3INTE
;
4921 unsigned PWM3PRIE
: 1;
4922 unsigned PWM3DCIE
: 1;
4923 unsigned PWM3PHIE
: 1;
4924 unsigned PWM3OFIE
: 1;
4932 extern __at(0x0DBC) volatile __PWM3INTEbits_t PWM3INTEbits
;
4934 #define _PWM3INTE_PRIE 0x01
4935 #define _PWM3INTE_PWM3PRIE 0x01
4936 #define _PWM3INTE_DCIE 0x02
4937 #define _PWM3INTE_PWM3DCIE 0x02
4938 #define _PWM3INTE_PHIE 0x04
4939 #define _PWM3INTE_PWM3PHIE 0x04
4940 #define _PWM3INTE_OFIE 0x08
4941 #define _PWM3INTE_PWM3OFIE 0x08
4943 //==============================================================================
4946 //==============================================================================
4949 extern __at(0x0DBD) __sfr PWM3INTF
;
4967 unsigned PWM3PRIF
: 1;
4968 unsigned PWM3DCIF
: 1;
4969 unsigned PWM3PHIF
: 1;
4970 unsigned PWM3OFIF
: 1;
4978 extern __at(0x0DBD) volatile __PWM3INTFbits_t PWM3INTFbits
;
4980 #define _PWM3INTF_PRIF 0x01
4981 #define _PWM3INTF_PWM3PRIF 0x01
4982 #define _PWM3INTF_DCIF 0x02
4983 #define _PWM3INTF_PWM3DCIF 0x02
4984 #define _PWM3INTF_PHIF 0x04
4985 #define _PWM3INTF_PWM3PHIF 0x04
4986 #define _PWM3INTF_OFIF 0x08
4987 #define _PWM3INTF_PWM3OFIF 0x08
4989 //==============================================================================
4992 //==============================================================================
4995 extern __at(0x0DBD) __sfr PWM3INTFLG
;
5013 unsigned PWM3PRIF
: 1;
5014 unsigned PWM3DCIF
: 1;
5015 unsigned PWM3PHIF
: 1;
5016 unsigned PWM3OFIF
: 1;
5022 } __PWM3INTFLGbits_t
;
5024 extern __at(0x0DBD) volatile __PWM3INTFLGbits_t PWM3INTFLGbits
;
5026 #define _PWM3INTFLG_PRIF 0x01
5027 #define _PWM3INTFLG_PWM3PRIF 0x01
5028 #define _PWM3INTFLG_DCIF 0x02
5029 #define _PWM3INTFLG_PWM3DCIF 0x02
5030 #define _PWM3INTFLG_PHIF 0x04
5031 #define _PWM3INTFLG_PWM3PHIF 0x04
5032 #define _PWM3INTFLG_OFIF 0x08
5033 #define _PWM3INTFLG_PWM3OFIF 0x08
5035 //==============================================================================
5038 //==============================================================================
5041 extern __at(0x0DBE) __sfr PWM3CLKCON
;
5047 unsigned PWM3CS0
: 1;
5048 unsigned PWM3CS1
: 1;
5051 unsigned PWM3PS0
: 1;
5052 unsigned PWM3PS1
: 1;
5053 unsigned PWM3PS2
: 1;
5077 unsigned PWM3CS
: 2;
5091 unsigned PWM3PS
: 3;
5094 } __PWM3CLKCONbits_t
;
5096 extern __at(0x0DBE) volatile __PWM3CLKCONbits_t PWM3CLKCONbits
;
5098 #define _PWM3CLKCON_PWM3CS0 0x01
5099 #define _PWM3CLKCON_CS0 0x01
5100 #define _PWM3CLKCON_PWM3CS1 0x02
5101 #define _PWM3CLKCON_CS1 0x02
5102 #define _PWM3CLKCON_PWM3PS0 0x10
5103 #define _PWM3CLKCON_PS0 0x10
5104 #define _PWM3CLKCON_PWM3PS1 0x20
5105 #define _PWM3CLKCON_PS1 0x20
5106 #define _PWM3CLKCON_PWM3PS2 0x40
5107 #define _PWM3CLKCON_PS2 0x40
5109 //==============================================================================
5112 //==============================================================================
5115 extern __at(0x0DBF) __sfr PWM3LDCON
;
5121 unsigned PWM3LDS0
: 1;
5122 unsigned PWM3LDS1
: 1;
5139 unsigned PWM3LDM
: 1;
5140 unsigned PWM3LD
: 1;
5151 unsigned PWM3LDS
: 2;
5154 } __PWM3LDCONbits_t
;
5156 extern __at(0x0DBF) volatile __PWM3LDCONbits_t PWM3LDCONbits
;
5158 #define _PWM3LDCON_PWM3LDS0 0x01
5159 #define _PWM3LDCON_LDS0 0x01
5160 #define _PWM3LDCON_PWM3LDS1 0x02
5161 #define _PWM3LDCON_LDS1 0x02
5162 #define _PWM3LDCON_LDT 0x40
5163 #define _PWM3LDCON_PWM3LDM 0x40
5164 #define _PWM3LDCON_LDA 0x80
5165 #define _PWM3LDCON_PWM3LD 0x80
5167 //==============================================================================
5170 //==============================================================================
5173 extern __at(0x0DC0) __sfr PWM3OFCON
;
5179 unsigned PWM3OFS0
: 1;
5180 unsigned PWM3OFS1
: 1;
5184 unsigned PWM3OFM0
: 1;
5185 unsigned PWM3OFM1
: 1;
5195 unsigned PWM3OFMC
: 1;
5209 unsigned PWM3OFS
: 2;
5223 unsigned PWM3OFM
: 2;
5226 } __PWM3OFCONbits_t
;
5228 extern __at(0x0DC0) volatile __PWM3OFCONbits_t PWM3OFCONbits
;
5230 #define _PWM3OFCON_PWM3OFS0 0x01
5231 #define _PWM3OFCON_OFS0 0x01
5232 #define _PWM3OFCON_PWM3OFS1 0x02
5233 #define _PWM3OFCON_OFS1 0x02
5234 #define _PWM3OFCON_OFO 0x10
5235 #define _PWM3OFCON_PWM3OFMC 0x10
5236 #define _PWM3OFCON_PWM3OFM0 0x20
5237 #define _PWM3OFCON_OFM0 0x20
5238 #define _PWM3OFCON_PWM3OFM1 0x40
5239 #define _PWM3OFCON_OFM1 0x40
5241 //==============================================================================
5243 extern __at(0x0DC1) __sfr PWM4PH
;
5245 //==============================================================================
5248 extern __at(0x0DC1) __sfr PWM4PHL
;
5252 unsigned PWM4PHL0
: 1;
5253 unsigned PWM4PHL1
: 1;
5254 unsigned PWM4PHL2
: 1;
5255 unsigned PWM4PHL3
: 1;
5256 unsigned PWM4PHL4
: 1;
5257 unsigned PWM4PHL5
: 1;
5258 unsigned PWM4PHL6
: 1;
5259 unsigned PWM4PHL7
: 1;
5262 extern __at(0x0DC1) volatile __PWM4PHLbits_t PWM4PHLbits
;
5264 #define _PWM4PHL0 0x01
5265 #define _PWM4PHL1 0x02
5266 #define _PWM4PHL2 0x04
5267 #define _PWM4PHL3 0x08
5268 #define _PWM4PHL4 0x10
5269 #define _PWM4PHL5 0x20
5270 #define _PWM4PHL6 0x40
5271 #define _PWM4PHL7 0x80
5273 //==============================================================================
5276 //==============================================================================
5279 extern __at(0x0DC2) __sfr PWM4PHH
;
5283 unsigned PWM4PHH0
: 1;
5284 unsigned PWM4PHH1
: 1;
5285 unsigned PWM4PHH2
: 1;
5286 unsigned PWM4PHH3
: 1;
5287 unsigned PWM4PHH4
: 1;
5288 unsigned PWM4PHH5
: 1;
5289 unsigned PWM4PHH6
: 1;
5290 unsigned PWM4PHH7
: 1;
5293 extern __at(0x0DC2) volatile __PWM4PHHbits_t PWM4PHHbits
;
5295 #define _PWM4PHH0 0x01
5296 #define _PWM4PHH1 0x02
5297 #define _PWM4PHH2 0x04
5298 #define _PWM4PHH3 0x08
5299 #define _PWM4PHH4 0x10
5300 #define _PWM4PHH5 0x20
5301 #define _PWM4PHH6 0x40
5302 #define _PWM4PHH7 0x80
5304 //==============================================================================
5306 extern __at(0x0DC3) __sfr PWM4DC
;
5308 //==============================================================================
5311 extern __at(0x0DC3) __sfr PWM4DCL
;
5315 unsigned PWM4DCL0
: 1;
5316 unsigned PWM4DCL1
: 1;
5317 unsigned PWM4DCL2
: 1;
5318 unsigned PWM4DCL3
: 1;
5319 unsigned PWM4DCL4
: 1;
5320 unsigned PWM4DCL5
: 1;
5321 unsigned PWM4DCL6
: 1;
5322 unsigned PWM4DCL7
: 1;
5325 extern __at(0x0DC3) volatile __PWM4DCLbits_t PWM4DCLbits
;
5327 #define _PWM4DCL0 0x01
5328 #define _PWM4DCL1 0x02
5329 #define _PWM4DCL2 0x04
5330 #define _PWM4DCL3 0x08
5331 #define _PWM4DCL4 0x10
5332 #define _PWM4DCL5 0x20
5333 #define _PWM4DCL6 0x40
5334 #define _PWM4DCL7 0x80
5336 //==============================================================================
5339 //==============================================================================
5342 extern __at(0x0DC4) __sfr PWM4DCH
;
5346 unsigned PWM4DCH0
: 1;
5347 unsigned PWM4DCH1
: 1;
5348 unsigned PWM4DCH2
: 1;
5349 unsigned PWM4DCH3
: 1;
5350 unsigned PWM4DCH4
: 1;
5351 unsigned PWM4DCH5
: 1;
5352 unsigned PWM4DCH6
: 1;
5353 unsigned PWM4DCH7
: 1;
5356 extern __at(0x0DC4) volatile __PWM4DCHbits_t PWM4DCHbits
;
5358 #define _PWM4DCH0 0x01
5359 #define _PWM4DCH1 0x02
5360 #define _PWM4DCH2 0x04
5361 #define _PWM4DCH3 0x08
5362 #define _PWM4DCH4 0x10
5363 #define _PWM4DCH5 0x20
5364 #define _PWM4DCH6 0x40
5365 #define _PWM4DCH7 0x80
5367 //==============================================================================
5369 extern __at(0x0DC5) __sfr PWM4PR
;
5371 //==============================================================================
5374 extern __at(0x0DC5) __sfr PWM4PRL
;
5378 unsigned PWM4PRL0
: 1;
5379 unsigned PWM4PRL1
: 1;
5380 unsigned PWM4PRL2
: 1;
5381 unsigned PWM4PRL3
: 1;
5382 unsigned PWM4PRL4
: 1;
5383 unsigned PWM4PRL5
: 1;
5384 unsigned PWM4PRL6
: 1;
5385 unsigned PWM4PRL7
: 1;
5388 extern __at(0x0DC5) volatile __PWM4PRLbits_t PWM4PRLbits
;
5390 #define _PWM4PRL0 0x01
5391 #define _PWM4PRL1 0x02
5392 #define _PWM4PRL2 0x04
5393 #define _PWM4PRL3 0x08
5394 #define _PWM4PRL4 0x10
5395 #define _PWM4PRL5 0x20
5396 #define _PWM4PRL6 0x40
5397 #define _PWM4PRL7 0x80
5399 //==============================================================================
5402 //==============================================================================
5405 extern __at(0x0DC6) __sfr PWM4PRH
;
5409 unsigned PWM4PRH0
: 1;
5410 unsigned PWM4PRH1
: 1;
5411 unsigned PWM4PRH2
: 1;
5412 unsigned PWM4PRH3
: 1;
5413 unsigned PWM4PRH4
: 1;
5414 unsigned PWM4PRH5
: 1;
5415 unsigned PWM4PRH6
: 1;
5416 unsigned PWM4PRH7
: 1;
5419 extern __at(0x0DC6) volatile __PWM4PRHbits_t PWM4PRHbits
;
5421 #define _PWM4PRH0 0x01
5422 #define _PWM4PRH1 0x02
5423 #define _PWM4PRH2 0x04
5424 #define _PWM4PRH3 0x08
5425 #define _PWM4PRH4 0x10
5426 #define _PWM4PRH5 0x20
5427 #define _PWM4PRH6 0x40
5428 #define _PWM4PRH7 0x80
5430 //==============================================================================
5432 extern __at(0x0DC7) __sfr PWM4OF
;
5434 //==============================================================================
5437 extern __at(0x0DC7) __sfr PWM4OFL
;
5441 unsigned PWM4OFL0
: 1;
5442 unsigned PWM4OFL1
: 1;
5443 unsigned PWM4OFL2
: 1;
5444 unsigned PWM4OFL3
: 1;
5445 unsigned PWM4OFL4
: 1;
5446 unsigned PWM4OFL5
: 1;
5447 unsigned PWM4OFL6
: 1;
5448 unsigned PWM4OFL7
: 1;
5451 extern __at(0x0DC7) volatile __PWM4OFLbits_t PWM4OFLbits
;
5453 #define _PWM4OFL0 0x01
5454 #define _PWM4OFL1 0x02
5455 #define _PWM4OFL2 0x04
5456 #define _PWM4OFL3 0x08
5457 #define _PWM4OFL4 0x10
5458 #define _PWM4OFL5 0x20
5459 #define _PWM4OFL6 0x40
5460 #define _PWM4OFL7 0x80
5462 //==============================================================================
5465 //==============================================================================
5468 extern __at(0x0DC8) __sfr PWM4OFH
;
5472 unsigned PWM4OFH0
: 1;
5473 unsigned PWM4OFH1
: 1;
5474 unsigned PWM4OFH2
: 1;
5475 unsigned PWM4OFH3
: 1;
5476 unsigned PWM4OFH4
: 1;
5477 unsigned PWM4OFH5
: 1;
5478 unsigned PWM4OFH6
: 1;
5479 unsigned PWM4OFH7
: 1;
5482 extern __at(0x0DC8) volatile __PWM4OFHbits_t PWM4OFHbits
;
5484 #define _PWM4OFH0 0x01
5485 #define _PWM4OFH1 0x02
5486 #define _PWM4OFH2 0x04
5487 #define _PWM4OFH3 0x08
5488 #define _PWM4OFH4 0x10
5489 #define _PWM4OFH5 0x20
5490 #define _PWM4OFH6 0x40
5491 #define _PWM4OFH7 0x80
5493 //==============================================================================
5495 extern __at(0x0DC9) __sfr PWM4TMR
;
5497 //==============================================================================
5500 extern __at(0x0DC9) __sfr PWM4TMRL
;
5504 unsigned PWM4TMRL0
: 1;
5505 unsigned PWM4TMRL1
: 1;
5506 unsigned PWM4TMRL2
: 1;
5507 unsigned PWM4TMRL3
: 1;
5508 unsigned PWM4TMRL4
: 1;
5509 unsigned PWM4TMRL5
: 1;
5510 unsigned PWM4TMRL6
: 1;
5511 unsigned PWM4TMRL7
: 1;
5514 extern __at(0x0DC9) volatile __PWM4TMRLbits_t PWM4TMRLbits
;
5516 #define _PWM4TMRL0 0x01
5517 #define _PWM4TMRL1 0x02
5518 #define _PWM4TMRL2 0x04
5519 #define _PWM4TMRL3 0x08
5520 #define _PWM4TMRL4 0x10
5521 #define _PWM4TMRL5 0x20
5522 #define _PWM4TMRL6 0x40
5523 #define _PWM4TMRL7 0x80
5525 //==============================================================================
5528 //==============================================================================
5531 extern __at(0x0DCA) __sfr PWM4TMRH
;
5535 unsigned PWM4TMRH0
: 1;
5536 unsigned PWM4TMRH1
: 1;
5537 unsigned PWM4TMRH2
: 1;
5538 unsigned PWM4TMRH3
: 1;
5539 unsigned PWM4TMRH4
: 1;
5540 unsigned PWM4TMRH5
: 1;
5541 unsigned PWM4TMRH6
: 1;
5542 unsigned PWM4TMRH7
: 1;
5545 extern __at(0x0DCA) volatile __PWM4TMRHbits_t PWM4TMRHbits
;
5547 #define _PWM4TMRH0 0x01
5548 #define _PWM4TMRH1 0x02
5549 #define _PWM4TMRH2 0x04
5550 #define _PWM4TMRH3 0x08
5551 #define _PWM4TMRH4 0x10
5552 #define _PWM4TMRH5 0x20
5553 #define _PWM4TMRH6 0x40
5554 #define _PWM4TMRH7 0x80
5556 //==============================================================================
5559 //==============================================================================
5562 extern __at(0x0DCB) __sfr PWM4CON
;
5570 unsigned PWM4MODE0
: 1;
5571 unsigned PWM4MODE1
: 1;
5584 unsigned PWM4POL
: 1;
5585 unsigned PWM4OUT
: 1;
5586 unsigned PWM4OE
: 1;
5587 unsigned PWM4EN
: 1;
5600 unsigned PWM4MODE
: 2;
5605 extern __at(0x0DCB) volatile __PWM4CONbits_t PWM4CONbits
;
5607 #define _PWM4CON_PWM4MODE0 0x04
5608 #define _PWM4CON_MODE0 0x04
5609 #define _PWM4CON_PWM4MODE1 0x08
5610 #define _PWM4CON_MODE1 0x08
5611 #define _PWM4CON_POL 0x10
5612 #define _PWM4CON_PWM4POL 0x10
5613 #define _PWM4CON_OUT 0x20
5614 #define _PWM4CON_PWM4OUT 0x20
5615 #define _PWM4CON_OE 0x40
5616 #define _PWM4CON_PWM4OE 0x40
5617 #define _PWM4CON_EN 0x80
5618 #define _PWM4CON_PWM4EN 0x80
5620 //==============================================================================
5623 //==============================================================================
5626 extern __at(0x0DCC) __sfr PWM4INTCON
;
5644 unsigned PWM4PRIE
: 1;
5645 unsigned PWM4DCIE
: 1;
5646 unsigned PWM4PHIE
: 1;
5647 unsigned PWM4OFIE
: 1;
5653 } __PWM4INTCONbits_t
;
5655 extern __at(0x0DCC) volatile __PWM4INTCONbits_t PWM4INTCONbits
;
5657 #define _PWM4INTCON_PRIE 0x01
5658 #define _PWM4INTCON_PWM4PRIE 0x01
5659 #define _PWM4INTCON_DCIE 0x02
5660 #define _PWM4INTCON_PWM4DCIE 0x02
5661 #define _PWM4INTCON_PHIE 0x04
5662 #define _PWM4INTCON_PWM4PHIE 0x04
5663 #define _PWM4INTCON_OFIE 0x08
5664 #define _PWM4INTCON_PWM4OFIE 0x08
5666 //==============================================================================
5669 //==============================================================================
5672 extern __at(0x0DCC) __sfr PWM4INTE
;
5690 unsigned PWM4PRIE
: 1;
5691 unsigned PWM4DCIE
: 1;
5692 unsigned PWM4PHIE
: 1;
5693 unsigned PWM4OFIE
: 1;
5701 extern __at(0x0DCC) volatile __PWM4INTEbits_t PWM4INTEbits
;
5703 #define _PWM4INTE_PRIE 0x01
5704 #define _PWM4INTE_PWM4PRIE 0x01
5705 #define _PWM4INTE_DCIE 0x02
5706 #define _PWM4INTE_PWM4DCIE 0x02
5707 #define _PWM4INTE_PHIE 0x04
5708 #define _PWM4INTE_PWM4PHIE 0x04
5709 #define _PWM4INTE_OFIE 0x08
5710 #define _PWM4INTE_PWM4OFIE 0x08
5712 //==============================================================================
5715 //==============================================================================
5718 extern __at(0x0DCD) __sfr PWM4INTF
;
5736 unsigned PWM4PRIF
: 1;
5737 unsigned PWM4DCIF
: 1;
5738 unsigned PWM4PHIF
: 1;
5739 unsigned PWM4OFIF
: 1;
5747 extern __at(0x0DCD) volatile __PWM4INTFbits_t PWM4INTFbits
;
5749 #define _PWM4INTF_PRIF 0x01
5750 #define _PWM4INTF_PWM4PRIF 0x01
5751 #define _PWM4INTF_DCIF 0x02
5752 #define _PWM4INTF_PWM4DCIF 0x02
5753 #define _PWM4INTF_PHIF 0x04
5754 #define _PWM4INTF_PWM4PHIF 0x04
5755 #define _PWM4INTF_OFIF 0x08
5756 #define _PWM4INTF_PWM4OFIF 0x08
5758 //==============================================================================
5761 //==============================================================================
5764 extern __at(0x0DCD) __sfr PWM4INTFLG
;
5782 unsigned PWM4PRIF
: 1;
5783 unsigned PWM4DCIF
: 1;
5784 unsigned PWM4PHIF
: 1;
5785 unsigned PWM4OFIF
: 1;
5791 } __PWM4INTFLGbits_t
;
5793 extern __at(0x0DCD) volatile __PWM4INTFLGbits_t PWM4INTFLGbits
;
5795 #define _PWM4INTFLG_PRIF 0x01
5796 #define _PWM4INTFLG_PWM4PRIF 0x01
5797 #define _PWM4INTFLG_DCIF 0x02
5798 #define _PWM4INTFLG_PWM4DCIF 0x02
5799 #define _PWM4INTFLG_PHIF 0x04
5800 #define _PWM4INTFLG_PWM4PHIF 0x04
5801 #define _PWM4INTFLG_OFIF 0x08
5802 #define _PWM4INTFLG_PWM4OFIF 0x08
5804 //==============================================================================
5807 //==============================================================================
5810 extern __at(0x0DCE) __sfr PWM4CLKCON
;
5816 unsigned PWM4CS0
: 1;
5817 unsigned PWM4CS1
: 1;
5820 unsigned PWM4PS0
: 1;
5821 unsigned PWM4PS1
: 1;
5822 unsigned PWM4PS2
: 1;
5840 unsigned PWM4CS
: 2;
5853 unsigned PWM4PS
: 3;
5863 } __PWM4CLKCONbits_t
;
5865 extern __at(0x0DCE) volatile __PWM4CLKCONbits_t PWM4CLKCONbits
;
5867 #define _PWM4CLKCON_PWM4CS0 0x01
5868 #define _PWM4CLKCON_CS0 0x01
5869 #define _PWM4CLKCON_PWM4CS1 0x02
5870 #define _PWM4CLKCON_CS1 0x02
5871 #define _PWM4CLKCON_PWM4PS0 0x10
5872 #define _PWM4CLKCON_PS0 0x10
5873 #define _PWM4CLKCON_PWM4PS1 0x20
5874 #define _PWM4CLKCON_PS1 0x20
5875 #define _PWM4CLKCON_PWM4PS2 0x40
5876 #define _PWM4CLKCON_PS2 0x40
5878 //==============================================================================
5881 //==============================================================================
5884 extern __at(0x0DCF) __sfr PWM4LDCON
;
5890 unsigned PWM4LDS0
: 1;
5891 unsigned PWM4LDS1
: 1;
5908 unsigned PWM4LDM
: 1;
5909 unsigned PWM4LD
: 1;
5914 unsigned PWM4LDS
: 2;
5923 } __PWM4LDCONbits_t
;
5925 extern __at(0x0DCF) volatile __PWM4LDCONbits_t PWM4LDCONbits
;
5927 #define _PWM4LDCON_PWM4LDS0 0x01
5928 #define _PWM4LDCON_LDS0 0x01
5929 #define _PWM4LDCON_PWM4LDS1 0x02
5930 #define _PWM4LDCON_LDS1 0x02
5931 #define _PWM4LDCON_LDT 0x40
5932 #define _PWM4LDCON_PWM4LDM 0x40
5933 #define _PWM4LDCON_LDA 0x80
5934 #define _PWM4LDCON_PWM4LD 0x80
5936 //==============================================================================
5939 //==============================================================================
5942 extern __at(0x0DD0) __sfr PWM4OFCON
;
5948 unsigned PWM4OFS0
: 1;
5949 unsigned PWM4OFS1
: 1;
5953 unsigned PWM4OFM0
: 1;
5954 unsigned PWM4OFM1
: 1;
5964 unsigned PWM4OFMC
: 1;
5978 unsigned PWM4OFS
: 2;
5992 unsigned PWM4OFM
: 2;
5995 } __PWM4OFCONbits_t
;
5997 extern __at(0x0DD0) volatile __PWM4OFCONbits_t PWM4OFCONbits
;
5999 #define _PWM4OFCON_PWM4OFS0 0x01
6000 #define _PWM4OFCON_OFS0 0x01
6001 #define _PWM4OFCON_PWM4OFS1 0x02
6002 #define _PWM4OFCON_OFS1 0x02
6003 #define _PWM4OFCON_OFO 0x10
6004 #define _PWM4OFCON_PWM4OFMC 0x10
6005 #define _PWM4OFCON_PWM4OFM0 0x20
6006 #define _PWM4OFCON_OFM0 0x20
6007 #define _PWM4OFCON_PWM4OFM1 0x40
6008 #define _PWM4OFCON_OFM1 0x40
6010 //==============================================================================
6013 //==============================================================================
6016 extern __at(0x0E0F) __sfr PPSLOCK
;
6020 unsigned PPSLOCKED
: 1;
6030 extern __at(0x0E0F) volatile __PPSLOCKbits_t PPSLOCKbits
;
6032 #define _PPSLOCKED 0x01
6034 //==============================================================================
6037 //==============================================================================
6040 extern __at(0x0E10) __sfr INTPPS
;
6046 unsigned INTPPS0
: 1;
6047 unsigned INTPPS1
: 1;
6048 unsigned INTPPS2
: 1;
6049 unsigned INTPPS3
: 1;
6050 unsigned INTPPS4
: 1;
6058 unsigned INTPPS
: 5;
6063 extern __at(0x0E10) volatile __INTPPSbits_t INTPPSbits
;
6065 #define _INTPPS0 0x01
6066 #define _INTPPS1 0x02
6067 #define _INTPPS2 0x04
6068 #define _INTPPS3 0x08
6069 #define _INTPPS4 0x10
6071 //==============================================================================
6074 //==============================================================================
6077 extern __at(0x0E11) __sfr T0CKIPPS
;
6083 unsigned T0CKIPPS0
: 1;
6084 unsigned T0CKIPPS1
: 1;
6085 unsigned T0CKIPPS2
: 1;
6086 unsigned T0CKIPPS3
: 1;
6087 unsigned T0CKIPPS4
: 1;
6095 unsigned T0CKIPPS
: 5;
6100 extern __at(0x0E11) volatile __T0CKIPPSbits_t T0CKIPPSbits
;
6102 #define _T0CKIPPS0 0x01
6103 #define _T0CKIPPS1 0x02
6104 #define _T0CKIPPS2 0x04
6105 #define _T0CKIPPS3 0x08
6106 #define _T0CKIPPS4 0x10
6108 //==============================================================================
6111 //==============================================================================
6114 extern __at(0x0E12) __sfr T1CKIPPS
;
6120 unsigned T1CKIPPS0
: 1;
6121 unsigned T1CKIPPS1
: 1;
6122 unsigned T1CKIPPS2
: 1;
6123 unsigned T1CKIPPS3
: 1;
6124 unsigned T1CKIPPS4
: 1;
6132 unsigned T1CKIPPS
: 5;
6137 extern __at(0x0E12) volatile __T1CKIPPSbits_t T1CKIPPSbits
;
6139 #define _T1CKIPPS0 0x01
6140 #define _T1CKIPPS1 0x02
6141 #define _T1CKIPPS2 0x04
6142 #define _T1CKIPPS3 0x08
6143 #define _T1CKIPPS4 0x10
6145 //==============================================================================
6148 //==============================================================================
6151 extern __at(0x0E13) __sfr T1GPPS
;
6157 unsigned T1GPPS0
: 1;
6158 unsigned T1GPPS1
: 1;
6159 unsigned T1GPPS2
: 1;
6160 unsigned T1GPPS3
: 1;
6161 unsigned T1GPPS4
: 1;
6169 unsigned T1GPPS
: 5;
6174 extern __at(0x0E13) volatile __T1GPPSbits_t T1GPPSbits
;
6176 #define _T1GPPS0 0x01
6177 #define _T1GPPS1 0x02
6178 #define _T1GPPS2 0x04
6179 #define _T1GPPS3 0x08
6180 #define _T1GPPS4 0x10
6182 //==============================================================================
6185 //==============================================================================
6188 extern __at(0x0E14) __sfr CWG1INPPS
;
6194 unsigned CWG1INPPS0
: 1;
6195 unsigned CWG1INPPS1
: 1;
6196 unsigned CWG1INPPS2
: 1;
6197 unsigned CWG1INPPS3
: 1;
6198 unsigned CWG1INPPS4
: 1;
6206 unsigned CWG1INPPS
: 5;
6209 } __CWG1INPPSbits_t
;
6211 extern __at(0x0E14) volatile __CWG1INPPSbits_t CWG1INPPSbits
;
6213 #define _CWG1INPPS0 0x01
6214 #define _CWG1INPPS1 0x02
6215 #define _CWG1INPPS2 0x04
6216 #define _CWG1INPPS3 0x08
6217 #define _CWG1INPPS4 0x10
6219 //==============================================================================
6222 //==============================================================================
6225 extern __at(0x0E15) __sfr RXPPS
;
6231 unsigned RXPPS0
: 1;
6232 unsigned RXPPS1
: 1;
6233 unsigned RXPPS2
: 1;
6234 unsigned RXPPS3
: 1;
6235 unsigned RXPPS4
: 1;
6248 extern __at(0x0E15) volatile __RXPPSbits_t RXPPSbits
;
6250 #define _RXPPS0 0x01
6251 #define _RXPPS1 0x02
6252 #define _RXPPS2 0x04
6253 #define _RXPPS3 0x08
6254 #define _RXPPS4 0x10
6256 //==============================================================================
6259 //==============================================================================
6262 extern __at(0x0E16) __sfr CKPPS
;
6268 unsigned CKPPS0
: 1;
6269 unsigned CKPPS1
: 1;
6270 unsigned CKPPS2
: 1;
6271 unsigned CKPPS3
: 1;
6272 unsigned CKPPS4
: 1;
6285 extern __at(0x0E16) volatile __CKPPSbits_t CKPPSbits
;
6287 #define _CKPPS0 0x01
6288 #define _CKPPS1 0x02
6289 #define _CKPPS2 0x04
6290 #define _CKPPS3 0x08
6291 #define _CKPPS4 0x10
6293 //==============================================================================
6296 //==============================================================================
6299 extern __at(0x0E17) __sfr ADCACTPPS
;
6305 unsigned ADCACTPPS0
: 1;
6306 unsigned ADCACTPPS1
: 1;
6307 unsigned ADCACTPPS2
: 1;
6308 unsigned ADCACTPPS3
: 1;
6309 unsigned ADCACTPPS4
: 1;
6317 unsigned ADCACTPPS
: 5;
6320 } __ADCACTPPSbits_t
;
6322 extern __at(0x0E17) volatile __ADCACTPPSbits_t ADCACTPPSbits
;
6324 #define _ADCACTPPS0 0x01
6325 #define _ADCACTPPS1 0x02
6326 #define _ADCACTPPS2 0x04
6327 #define _ADCACTPPS3 0x08
6328 #define _ADCACTPPS4 0x10
6330 //==============================================================================
6333 //==============================================================================
6336 extern __at(0x0E90) __sfr RA0PPS
;
6342 unsigned RA0PPS0
: 1;
6343 unsigned RA0PPS1
: 1;
6344 unsigned RA0PPS2
: 1;
6345 unsigned RA0PPS3
: 1;
6354 unsigned RA0PPS
: 4;
6359 extern __at(0x0E90) volatile __RA0PPSbits_t RA0PPSbits
;
6361 #define _RA0PPS0 0x01
6362 #define _RA0PPS1 0x02
6363 #define _RA0PPS2 0x04
6364 #define _RA0PPS3 0x08
6366 //==============================================================================
6369 //==============================================================================
6372 extern __at(0x0E91) __sfr RA1PPS
;
6378 unsigned RA1PPS0
: 1;
6379 unsigned RA1PPS1
: 1;
6380 unsigned RA1PPS2
: 1;
6381 unsigned RA1PPS3
: 1;
6390 unsigned RA1PPS
: 4;
6395 extern __at(0x0E91) volatile __RA1PPSbits_t RA1PPSbits
;
6397 #define _RA1PPS0 0x01
6398 #define _RA1PPS1 0x02
6399 #define _RA1PPS2 0x04
6400 #define _RA1PPS3 0x08
6402 //==============================================================================
6405 //==============================================================================
6408 extern __at(0x0E92) __sfr RA2PPS
;
6414 unsigned RA2PPS0
: 1;
6415 unsigned RA2PPS1
: 1;
6416 unsigned RA2PPS2
: 1;
6417 unsigned RA2PPS3
: 1;
6426 unsigned RA2PPS
: 4;
6431 extern __at(0x0E92) volatile __RA2PPSbits_t RA2PPSbits
;
6433 #define _RA2PPS0 0x01
6434 #define _RA2PPS1 0x02
6435 #define _RA2PPS2 0x04
6436 #define _RA2PPS3 0x08
6438 //==============================================================================
6441 //==============================================================================
6444 extern __at(0x0E94) __sfr RA4PPS
;
6450 unsigned RA4PPS0
: 1;
6451 unsigned RA4PPS1
: 1;
6452 unsigned RA4PPS2
: 1;
6453 unsigned RA4PPS3
: 1;
6462 unsigned RA4PPS
: 4;
6467 extern __at(0x0E94) volatile __RA4PPSbits_t RA4PPSbits
;
6469 #define _RA4PPS0 0x01
6470 #define _RA4PPS1 0x02
6471 #define _RA4PPS2 0x04
6472 #define _RA4PPS3 0x08
6474 //==============================================================================
6477 //==============================================================================
6480 extern __at(0x0E95) __sfr RA5PPS
;
6486 unsigned RA5PPS0
: 1;
6487 unsigned RA5PPS1
: 1;
6488 unsigned RA5PPS2
: 1;
6489 unsigned RA5PPS3
: 1;
6498 unsigned RA5PPS
: 4;
6503 extern __at(0x0E95) volatile __RA5PPSbits_t RA5PPSbits
;
6505 #define _RA5PPS0 0x01
6506 #define _RA5PPS1 0x02
6507 #define _RA5PPS2 0x04
6508 #define _RA5PPS3 0x08
6510 //==============================================================================
6513 //==============================================================================
6516 extern __at(0x0E9C) __sfr RB4PPS
;
6522 unsigned RB4PPS0
: 1;
6523 unsigned RB4PPS1
: 1;
6524 unsigned RB4PPS2
: 1;
6525 unsigned RB4PPS3
: 1;
6534 unsigned RB4PPS
: 4;
6539 extern __at(0x0E9C) volatile __RB4PPSbits_t RB4PPSbits
;
6541 #define _RB4PPS0 0x01
6542 #define _RB4PPS1 0x02
6543 #define _RB4PPS2 0x04
6544 #define _RB4PPS3 0x08
6546 //==============================================================================
6549 //==============================================================================
6552 extern __at(0x0E9D) __sfr RB5PPS
;
6558 unsigned RB5PPS0
: 1;
6559 unsigned RB5PPS1
: 1;
6560 unsigned RB5PPS2
: 1;
6561 unsigned RB5PPS3
: 1;
6570 unsigned RB5PPS
: 4;
6575 extern __at(0x0E9D) volatile __RB5PPSbits_t RB5PPSbits
;
6577 #define _RB5PPS0 0x01
6578 #define _RB5PPS1 0x02
6579 #define _RB5PPS2 0x04
6580 #define _RB5PPS3 0x08
6582 //==============================================================================
6585 //==============================================================================
6588 extern __at(0x0E9E) __sfr RB6PPS
;
6594 unsigned RB6PPS0
: 1;
6595 unsigned RB6PPS1
: 1;
6596 unsigned RB6PPS2
: 1;
6597 unsigned RB6PPS3
: 1;
6606 unsigned RB6PPS
: 4;
6611 extern __at(0x0E9E) volatile __RB6PPSbits_t RB6PPSbits
;
6613 #define _RB6PPS0 0x01
6614 #define _RB6PPS1 0x02
6615 #define _RB6PPS2 0x04
6616 #define _RB6PPS3 0x08
6618 //==============================================================================
6621 //==============================================================================
6624 extern __at(0x0E9F) __sfr RB7PPS
;
6630 unsigned RB7PPS0
: 1;
6631 unsigned RB7PPS1
: 1;
6632 unsigned RB7PPS2
: 1;
6633 unsigned RB7PPS3
: 1;
6642 unsigned RB7PPS
: 4;
6647 extern __at(0x0E9F) volatile __RB7PPSbits_t RB7PPSbits
;
6649 #define _RB7PPS0 0x01
6650 #define _RB7PPS1 0x02
6651 #define _RB7PPS2 0x04
6652 #define _RB7PPS3 0x08
6654 //==============================================================================
6657 //==============================================================================
6660 extern __at(0x0EA0) __sfr RC0PPS
;
6666 unsigned RC0PPS0
: 1;
6667 unsigned RC0PPS1
: 1;
6668 unsigned RC0PPS2
: 1;
6669 unsigned RC0PPS3
: 1;
6678 unsigned RC0PPS
: 4;
6683 extern __at(0x0EA0) volatile __RC0PPSbits_t RC0PPSbits
;
6685 #define _RC0PPS0 0x01
6686 #define _RC0PPS1 0x02
6687 #define _RC0PPS2 0x04
6688 #define _RC0PPS3 0x08
6690 //==============================================================================
6693 //==============================================================================
6696 extern __at(0x0EA1) __sfr RC1PPS
;
6702 unsigned RC1PPS0
: 1;
6703 unsigned RC1PPS1
: 1;
6704 unsigned RC1PPS2
: 1;
6705 unsigned RC1PPS3
: 1;
6714 unsigned RC1PPS
: 4;
6719 extern __at(0x0EA1) volatile __RC1PPSbits_t RC1PPSbits
;
6721 #define _RC1PPS0 0x01
6722 #define _RC1PPS1 0x02
6723 #define _RC1PPS2 0x04
6724 #define _RC1PPS3 0x08
6726 //==============================================================================
6729 //==============================================================================
6732 extern __at(0x0EA2) __sfr RC2PPS
;
6738 unsigned RC1PPS0
: 1;
6739 unsigned RC1PPS1
: 1;
6740 unsigned RC1PPS2
: 1;
6741 unsigned RC1PPS3
: 1;
6750 unsigned RC1PPS
: 4;
6755 extern __at(0x0EA2) volatile __RC2PPSbits_t RC2PPSbits
;
6757 #define _RC2PPS_RC1PPS0 0x01
6758 #define _RC2PPS_RC1PPS1 0x02
6759 #define _RC2PPS_RC1PPS2 0x04
6760 #define _RC2PPS_RC1PPS3 0x08
6762 //==============================================================================
6765 //==============================================================================
6768 extern __at(0x0EA3) __sfr RC3PPS
;
6774 unsigned RC3PPS0
: 1;
6775 unsigned RC3PPS1
: 1;
6776 unsigned RC3PPS2
: 1;
6777 unsigned RC3PPS3
: 1;
6786 unsigned RC3PPS
: 4;
6791 extern __at(0x0EA3) volatile __RC3PPSbits_t RC3PPSbits
;
6793 #define _RC3PPS0 0x01
6794 #define _RC3PPS1 0x02
6795 #define _RC3PPS2 0x04
6796 #define _RC3PPS3 0x08
6798 //==============================================================================
6801 //==============================================================================
6804 extern __at(0x0EA4) __sfr RC4PPS
;
6810 unsigned RC4PPS0
: 1;
6811 unsigned RC4PPS1
: 1;
6812 unsigned RC4PPS2
: 1;
6813 unsigned RC4PPS3
: 1;
6822 unsigned RC4PPS
: 4;
6827 extern __at(0x0EA4) volatile __RC4PPSbits_t RC4PPSbits
;
6829 #define _RC4PPS0 0x01
6830 #define _RC4PPS1 0x02
6831 #define _RC4PPS2 0x04
6832 #define _RC4PPS3 0x08
6834 //==============================================================================
6837 //==============================================================================
6840 extern __at(0x0EA5) __sfr RC5PPS
;
6846 unsigned RC5PPS0
: 1;
6847 unsigned RC5PPS1
: 1;
6848 unsigned RC5PPS2
: 1;
6849 unsigned RC5PPS3
: 1;
6858 unsigned RC5PPS
: 4;
6863 extern __at(0x0EA5) volatile __RC5PPSbits_t RC5PPSbits
;
6865 #define _RC5PPS0 0x01
6866 #define _RC5PPS1 0x02
6867 #define _RC5PPS2 0x04
6868 #define _RC5PPS3 0x08
6870 //==============================================================================
6873 //==============================================================================
6876 extern __at(0x0EA6) __sfr RC6PPS
;
6882 unsigned RC6PPS0
: 1;
6883 unsigned RC6PPS1
: 1;
6884 unsigned RC6PPS2
: 1;
6885 unsigned RC6PPS3
: 1;
6894 unsigned RC6PPS
: 4;
6899 extern __at(0x0EA6) volatile __RC6PPSbits_t RC6PPSbits
;
6901 #define _RC6PPS0 0x01
6902 #define _RC6PPS1 0x02
6903 #define _RC6PPS2 0x04
6904 #define _RC6PPS3 0x08
6906 //==============================================================================
6909 //==============================================================================
6912 extern __at(0x0EA7) __sfr RC7PPS
;
6918 unsigned RC7PPS0
: 1;
6919 unsigned RC7PPS1
: 1;
6920 unsigned RC7PPS2
: 1;
6921 unsigned RC7PPS3
: 1;
6930 unsigned RC7PPS
: 4;
6935 extern __at(0x0EA7) volatile __RC7PPSbits_t RC7PPSbits
;
6937 #define _RC7PPS0 0x01
6938 #define _RC7PPS1 0x02
6939 #define _RC7PPS2 0x04
6940 #define _RC7PPS3 0x08
6942 //==============================================================================
6945 //==============================================================================
6948 extern __at(0x0FE4) __sfr STATUS_SHAD
;
6952 unsigned C_SHAD
: 1;
6953 unsigned DC_SHAD
: 1;
6954 unsigned Z_SHAD
: 1;
6960 } __STATUS_SHADbits_t
;
6962 extern __at(0x0FE4) volatile __STATUS_SHADbits_t STATUS_SHADbits
;
6964 #define _C_SHAD 0x01
6965 #define _DC_SHAD 0x02
6966 #define _Z_SHAD 0x04
6968 //==============================================================================
6970 extern __at(0x0FE5) __sfr WREG_SHAD
;
6971 extern __at(0x0FE6) __sfr BSR_SHAD
;
6972 extern __at(0x0FE7) __sfr PCLATH_SHAD
;
6973 extern __at(0x0FE8) __sfr FSR0L_SHAD
;
6974 extern __at(0x0FE8) __sfr FSR0_SHAD
;
6975 extern __at(0x0FE9) __sfr FSR0H_SHAD
;
6976 extern __at(0x0FEA) __sfr FSR1L_SHAD
;
6977 extern __at(0x0FEA) __sfr FSR1_SHAD
;
6978 extern __at(0x0FEB) __sfr FSR1H_SHAD
;
6979 extern __at(0x0FED) __sfr STKPTR
;
6980 extern __at(0x0FEE) __sfr TOS
;
6981 extern __at(0x0FEE) __sfr TOSL
;
6982 extern __at(0x0FEF) __sfr TOSH
;
6984 //==============================================================================
6986 // Configuration Bits
6988 //==============================================================================
6990 #define _CONFIG1 0x8007
6991 #define _CONFIG2 0x8008
6993 //----------------------------- CONFIG1 Options -------------------------------
6995 #define _FOSC_INTOSC 0x3FFC // INTOSC oscillator; I/O function on CLKIN pin.
6996 #define _FOSC_ECL 0x3FFD // ECL, External Clock, Low Power Mode (0-0.5 MHz); device clock supplied to CLKIN pin.
6997 #define _FOSC_ECM 0x3FFE // ECM, External Clock, Medium Power Mode (0.5-4 MHz); device clock supplied to CLKIN pin.
6998 #define _FOSC_ECH 0x3FFF // ECH, External Clock, High Power Mode (4-32 MHz); device clock supplied to CLKIN pin.
6999 #define _WDTE_OFF 0x3FE7 // WDT disabled.
7000 #define _WDTE_SWDTEN 0x3FEF // WDT controlled by the SWDTEN bit in the WDTCON register.
7001 #define _WDTE_NSLEEP 0x3FF7 // WDT enabled while running and disabled in Sleep.
7002 #define _WDTE_ON 0x3FFF // WDT enabled.
7003 #define _PWRTE_ON 0x3FDF // PWRT enabled.
7004 #define _PWRTE_OFF 0x3FFF // PWRT disabled.
7005 #define _MCLRE_OFF 0x3FBF // MCLR/VPP pin function is digital input.
7006 #define _MCLRE_ON 0x3FFF // MCLR/VPP pin function is MCLR.
7007 #define _CP_ON 0x3F7F // Program memory code protection is enabled.
7008 #define _CP_OFF 0x3FFF // Program memory code protection is disabled.
7009 #define _BOREN_OFF 0x39FF // Brown-out Reset disabled.
7010 #define _BOREN_SBODEN 0x3BFF // Brown-out Reset controlled by the SBOREN bit in the BORCON register.
7011 #define _BOREN_NSLEEP 0x3DFF // Brown-out Reset enabled while running and disabled in Sleep.
7012 #define _BOREN_ON 0x3FFF // Brown-out Reset enabled.
7013 #define _CLKOUTEN_ON 0x37FF // CLKOUT function is enabled on the CLKOUT pin.
7014 #define _CLKOUTEN_OFF 0x3FFF // CLKOUT function is disabled. I/O or oscillator function on the CLKOUT pin.
7016 //----------------------------- CONFIG2 Options -------------------------------
7018 #define _WRT_ALL 0x3FFC // 000h to FFFh write protected, no addresses may be modified by EECON control.
7019 #define _WRT_HALF 0x3FFD // 000h to 7FFh write protected, 800h to FFFh may be modified by EECON control.
7020 #define _WRT_BOOT 0x3FFE // 000h to 1FFh write protected, 200h to FFFh may be modified by EECON control.
7021 #define _WRT_OFF 0x3FFF // Write protection off.
7022 #define _PPS1WAY_OFF 0x3FFB // PPSLOCKED Bit Can Be Cleared & Set Repeatedly.
7023 #define _PPS1WAY_ON 0x3FFF // PPSLOCKED Bit Can Be Cleared & Set Once.
7024 #define _PLLEN_OFF 0x3EFF // 4x PLL disabled.
7025 #define _PLLEN_ON 0x3FFF // 4x PLL enabled.
7026 #define _STVREN_OFF 0x3DFF // Stack Overflow or Underflow will not cause a Reset.
7027 #define _STVREN_ON 0x3FFF // Stack Overflow or Underflow will cause a Reset.
7028 #define _BORV_HI 0x3BFF // Brown-out Reset Voltage (Vbor), high trip point selected.
7029 #define _BORV_LO 0x3FFF // Brown-out Reset Voltage (Vbor), low trip point selected.
7030 #define _BORV_19 0x3FFF // Brown-out Reset Voltage (Vbor), low trip point selected.
7031 #define _LPBOREN_ON 0x37FF // LPBOR is enabled.
7032 #define _LPBOREN_OFF 0x3FFF // LPBOR is disabled.
7033 #define _DEBUG_ON 0x2FFF // In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are dedicated to the debugger.
7034 #define _DEBUG_OFF 0x3FFF // In-Circuit Debugger disabled, ICSPCLK and ICSPDAT are general purpose I/O pins.
7035 #define _LVP_OFF 0x1FFF // High-voltage on MCLR/VPP must be used for programming.
7036 #define _LVP_ON 0x3FFF // Low-voltage programming enabled.
7038 //==============================================================================
7040 #define _DEVID1 0x8006
7042 #define _IDLOC0 0x8000
7043 #define _IDLOC1 0x8001
7044 #define _IDLOC2 0x8002
7045 #define _IDLOC3 0x8003
7047 //==============================================================================
7049 #ifndef NO_BIT_DEFINES
7051 #define ADCACTPPS0 ADCACTPPSbits.ADCACTPPS0 // bit 0
7052 #define ADCACTPPS1 ADCACTPPSbits.ADCACTPPS1 // bit 1
7053 #define ADCACTPPS2 ADCACTPPSbits.ADCACTPPS2 // bit 2
7054 #define ADCACTPPS3 ADCACTPPSbits.ADCACTPPS3 // bit 3
7055 #define ADCACTPPS4 ADCACTPPSbits.ADCACTPPS4 // bit 4
7057 #define ADON ADCON0bits.ADON // bit 0
7058 #define GO_NOT_DONE ADCON0bits.GO_NOT_DONE // bit 1, shadows bit in ADCON0bits
7059 #define ADGO ADCON0bits.ADGO // bit 1, shadows bit in ADCON0bits
7060 #define GO ADCON0bits.GO // bit 1, shadows bit in ADCON0bits
7061 #define NOT_DONE ADCON0bits.NOT_DONE // bit 1, shadows bit in ADCON0bits
7062 #define CHS0 ADCON0bits.CHS0 // bit 2
7063 #define CHS1 ADCON0bits.CHS1 // bit 3
7064 #define CHS2 ADCON0bits.CHS2 // bit 4
7065 #define CHS3 ADCON0bits.CHS3 // bit 5
7066 #define CHS4 ADCON0bits.CHS4 // bit 6
7068 #define ADPREF0 ADCON1bits.ADPREF0 // bit 0
7069 #define ADPREF1 ADCON1bits.ADPREF1 // bit 1
7070 #define ADCS0 ADCON1bits.ADCS0 // bit 4
7071 #define ADCS1 ADCON1bits.ADCS1 // bit 5
7072 #define ADCS2 ADCON1bits.ADCS2 // bit 6
7073 #define ADFM ADCON1bits.ADFM // bit 7
7075 #define TRIGSEL0 ADCON2bits.TRIGSEL0 // bit 4
7076 #define TRIGSEL1 ADCON2bits.TRIGSEL1 // bit 5
7077 #define TRIGSEL2 ADCON2bits.TRIGSEL2 // bit 6
7078 #define TRIGSEL3 ADCON2bits.TRIGSEL3 // bit 7
7080 #define ANSA0 ANSELAbits.ANSA0 // bit 0
7081 #define ANSA1 ANSELAbits.ANSA1 // bit 1
7082 #define ANSA2 ANSELAbits.ANSA2 // bit 2
7083 #define ANSA4 ANSELAbits.ANSA4 // bit 4
7085 #define ANSB4 ANSELBbits.ANSB4 // bit 4
7086 #define ANSB5 ANSELBbits.ANSB5 // bit 5
7088 #define ANSC0 ANSELCbits.ANSC0 // bit 0
7089 #define ANSC1 ANSELCbits.ANSC1 // bit 1
7090 #define ANSC2 ANSELCbits.ANSC2 // bit 2
7091 #define ANSC3 ANSELCbits.ANSC3 // bit 3
7092 #define ANSC6 ANSELCbits.ANSC6 // bit 6
7093 #define ANSC7 ANSELCbits.ANSC7 // bit 7
7095 #define ABDEN BAUDCONbits.ABDEN // bit 0
7096 #define WUE BAUDCONbits.WUE // bit 1
7097 #define BRG16 BAUDCONbits.BRG16 // bit 3
7098 #define SCKP BAUDCONbits.SCKP // bit 4
7099 #define RCIDL BAUDCONbits.RCIDL // bit 6
7100 #define ABDOVF BAUDCONbits.ABDOVF // bit 7
7102 #define BORRDY BORCONbits.BORRDY // bit 0
7103 #define BORFS BORCONbits.BORFS // bit 6
7104 #define SBOREN BORCONbits.SBOREN // bit 7
7106 #define BSR0 BSRbits.BSR0 // bit 0
7107 #define BSR1 BSRbits.BSR1 // bit 1
7108 #define BSR2 BSRbits.BSR2 // bit 2
7109 #define BSR3 BSRbits.BSR3 // bit 3
7110 #define BSR4 BSRbits.BSR4 // bit 4
7112 #define CKPPS0 CKPPSbits.CKPPS0 // bit 0
7113 #define CKPPS1 CKPPSbits.CKPPS1 // bit 1
7114 #define CKPPS2 CKPPSbits.CKPPS2 // bit 2
7115 #define CKPPS3 CKPPSbits.CKPPS3 // bit 3
7116 #define CKPPS4 CKPPSbits.CKPPS4 // bit 4
7118 #define C1SYNC CM1CON0bits.C1SYNC // bit 0
7119 #define C1HYS CM1CON0bits.C1HYS // bit 1
7120 #define C1SP CM1CON0bits.C1SP // bit 2
7121 #define C1POL CM1CON0bits.C1POL // bit 4
7122 #define C1OE CM1CON0bits.C1OE // bit 5
7123 #define C1OUT CM1CON0bits.C1OUT // bit 6
7124 #define C1ON CM1CON0bits.C1ON // bit 7
7126 #define C1NCH0 CM1CON1bits.C1NCH0 // bit 0
7127 #define C1NCH1 CM1CON1bits.C1NCH1 // bit 1
7128 #define C1NCH2 CM1CON1bits.C1NCH2 // bit 2
7129 #define C1PCH0 CM1CON1bits.C1PCH0 // bit 4
7130 #define C1PCH1 CM1CON1bits.C1PCH1 // bit 5
7131 #define C1INTN CM1CON1bits.C1INTN // bit 6
7132 #define C1INTP CM1CON1bits.C1INTP // bit 7
7134 #define C2SYNC CM2CON0bits.C2SYNC // bit 0
7135 #define C2HYS CM2CON0bits.C2HYS // bit 1
7136 #define C2SP CM2CON0bits.C2SP // bit 2
7137 #define C2POL CM2CON0bits.C2POL // bit 4
7138 #define C2OE CM2CON0bits.C2OE // bit 5
7139 #define C2OUT CM2CON0bits.C2OUT // bit 6
7140 #define C2ON CM2CON0bits.C2ON // bit 7
7142 #define C2NCH0 CM2CON1bits.C2NCH0 // bit 0
7143 #define C2NCH1 CM2CON1bits.C2NCH1 // bit 1
7144 #define C2NCH2 CM2CON1bits.C2NCH2 // bit 2
7145 #define C2PCH0 CM2CON1bits.C2PCH0 // bit 4
7146 #define C2PCH1 CM2CON1bits.C2PCH1 // bit 5
7147 #define C2INTN CM2CON1bits.C2INTN // bit 6
7148 #define C2INTP CM2CON1bits.C2INTP // bit 7
7150 #define MC1OUT CMOUTbits.MC1OUT // bit 0
7151 #define MC2OUT CMOUTbits.MC2OUT // bit 1
7153 #define G1CS0 CWG1CON0bits.G1CS0 // bit 0
7154 #define G1POLA CWG1CON0bits.G1POLA // bit 3
7155 #define G1POLB CWG1CON0bits.G1POLB // bit 4
7156 #define G1OEA CWG1CON0bits.G1OEA // bit 5
7157 #define G1OEB CWG1CON0bits.G1OEB // bit 6
7158 #define G1EN CWG1CON0bits.G1EN // bit 7
7160 #define G1IS0 CWG1CON1bits.G1IS0 // bit 0
7161 #define G1IS1 CWG1CON1bits.G1IS1 // bit 1
7162 #define G1IS2 CWG1CON1bits.G1IS2 // bit 2
7163 #define G1ASDLA0 CWG1CON1bits.G1ASDLA0 // bit 4
7164 #define G1ASDLA1 CWG1CON1bits.G1ASDLA1 // bit 5
7165 #define G1ASDLB0 CWG1CON1bits.G1ASDLB0 // bit 6
7166 #define G1ASDLB1 CWG1CON1bits.G1ASDLB1 // bit 7
7168 #define G1ASDSPPS CWG1CON2bits.G1ASDSPPS // bit 1
7169 #define G1ASDSC1 CWG1CON2bits.G1ASDSC1 // bit 2
7170 #define G1ASDSC2 CWG1CON2bits.G1ASDSC2 // bit 3
7171 #define G1ARSEN CWG1CON2bits.G1ARSEN // bit 6
7172 #define G1ASE CWG1CON2bits.G1ASE // bit 7
7174 #define CWG1DBF0 CWG1DBFbits.CWG1DBF0 // bit 0
7175 #define CWG1DBF1 CWG1DBFbits.CWG1DBF1 // bit 1
7176 #define CWG1DBF2 CWG1DBFbits.CWG1DBF2 // bit 2
7177 #define CWG1DBF3 CWG1DBFbits.CWG1DBF3 // bit 3
7178 #define CWG1DBF4 CWG1DBFbits.CWG1DBF4 // bit 4
7179 #define CWG1DBF5 CWG1DBFbits.CWG1DBF5 // bit 5
7181 #define CWG1DBR0 CWG1DBRbits.CWG1DBR0 // bit 0
7182 #define CWG1DBR1 CWG1DBRbits.CWG1DBR1 // bit 1
7183 #define CWG1DBR2 CWG1DBRbits.CWG1DBR2 // bit 2
7184 #define CWG1DBR3 CWG1DBRbits.CWG1DBR3 // bit 3
7185 #define CWG1DBR4 CWG1DBRbits.CWG1DBR4 // bit 4
7186 #define CWG1DBR5 CWG1DBRbits.CWG1DBR5 // bit 5
7188 #define CWG1INPPS0 CWG1INPPSbits.CWG1INPPS0 // bit 0
7189 #define CWG1INPPS1 CWG1INPPSbits.CWG1INPPS1 // bit 1
7190 #define CWG1INPPS2 CWG1INPPSbits.CWG1INPPS2 // bit 2
7191 #define CWG1INPPS3 CWG1INPPSbits.CWG1INPPS3 // bit 3
7192 #define CWG1INPPS4 CWG1INPPSbits.CWG1INPPS4 // bit 4
7194 #define DACPSS0 DACCON0bits.DACPSS0 // bit 2
7195 #define DACPSS1 DACCON0bits.DACPSS1 // bit 3
7196 #define DACOE DACCON0bits.DACOE // bit 5
7197 #define DACLPS DACCON0bits.DACLPS // bit 6
7198 #define DACEN DACCON0bits.DACEN // bit 7
7200 #define DACR0 DACCON1bits.DACR0 // bit 0
7201 #define DACR1 DACCON1bits.DACR1 // bit 1
7202 #define DACR2 DACCON1bits.DACR2 // bit 2
7203 #define DACR3 DACCON1bits.DACR3 // bit 3
7204 #define DACR4 DACCON1bits.DACR4 // bit 4
7206 #define ADFVR0 FVRCONbits.ADFVR0 // bit 0
7207 #define ADFVR1 FVRCONbits.ADFVR1 // bit 1
7208 #define CDAFVR0 FVRCONbits.CDAFVR0 // bit 2
7209 #define CDAFVR1 FVRCONbits.CDAFVR1 // bit 3
7210 #define TSRNG FVRCONbits.TSRNG // bit 4
7211 #define TSEN FVRCONbits.TSEN // bit 5
7212 #define FVRRDY FVRCONbits.FVRRDY // bit 6
7213 #define FVREN FVRCONbits.FVREN // bit 7
7215 #define INLVLA0 INLVLAbits.INLVLA0 // bit 0
7216 #define INLVLA1 INLVLAbits.INLVLA1 // bit 1
7217 #define INLVLA2 INLVLAbits.INLVLA2 // bit 2
7218 #define INLVLA3 INLVLAbits.INLVLA3 // bit 3
7219 #define INLVLA4 INLVLAbits.INLVLA4 // bit 4
7220 #define INLVLA5 INLVLAbits.INLVLA5 // bit 5
7222 #define INLVLB4 INLVLBbits.INLVLB4 // bit 4
7223 #define INLVLB5 INLVLBbits.INLVLB5 // bit 5
7224 #define INLVLB6 INLVLBbits.INLVLB6 // bit 6
7225 #define INLVLB7 INLVLBbits.INLVLB7 // bit 7
7227 #define INLVLC0 INLVLCbits.INLVLC0 // bit 0
7228 #define INLVLC1 INLVLCbits.INLVLC1 // bit 1
7229 #define INLVLC2 INLVLCbits.INLVLC2 // bit 2
7230 #define INLVLC3 INLVLCbits.INLVLC3 // bit 3
7231 #define INLVLC4 INLVLCbits.INLVLC4 // bit 4
7232 #define INLVLC5 INLVLCbits.INLVLC5 // bit 5
7233 #define INLVLC6 INLVLCbits.INLVLC6 // bit 6
7234 #define INLVLC7 INLVLCbits.INLVLC7 // bit 7
7236 #define IOCIF INTCONbits.IOCIF // bit 0
7237 #define INTF INTCONbits.INTF // bit 1
7238 #define TMR0IF INTCONbits.TMR0IF // bit 2, shadows bit in INTCONbits
7239 #define T0IF INTCONbits.T0IF // bit 2, shadows bit in INTCONbits
7240 #define IOCIE INTCONbits.IOCIE // bit 3
7241 #define INTE INTCONbits.INTE // bit 4
7242 #define TMR0IE INTCONbits.TMR0IE // bit 5, shadows bit in INTCONbits
7243 #define T0IE INTCONbits.T0IE // bit 5, shadows bit in INTCONbits
7244 #define PEIE INTCONbits.PEIE // bit 6
7245 #define GIE INTCONbits.GIE // bit 7
7247 #define INTPPS0 INTPPSbits.INTPPS0 // bit 0
7248 #define INTPPS1 INTPPSbits.INTPPS1 // bit 1
7249 #define INTPPS2 INTPPSbits.INTPPS2 // bit 2
7250 #define INTPPS3 INTPPSbits.INTPPS3 // bit 3
7251 #define INTPPS4 INTPPSbits.INTPPS4 // bit 4
7253 #define IOCAF0 IOCAFbits.IOCAF0 // bit 0
7254 #define IOCAF1 IOCAFbits.IOCAF1 // bit 1
7255 #define IOCAF2 IOCAFbits.IOCAF2 // bit 2
7256 #define IOCAF3 IOCAFbits.IOCAF3 // bit 3
7257 #define IOCAF4 IOCAFbits.IOCAF4 // bit 4
7258 #define IOCAF5 IOCAFbits.IOCAF5 // bit 5
7260 #define IOCAN0 IOCANbits.IOCAN0 // bit 0
7261 #define IOCAN1 IOCANbits.IOCAN1 // bit 1
7262 #define IOCAN2 IOCANbits.IOCAN2 // bit 2
7263 #define IOCAN3 IOCANbits.IOCAN3 // bit 3
7264 #define IOCAN4 IOCANbits.IOCAN4 // bit 4
7265 #define IOCAN5 IOCANbits.IOCAN5 // bit 5
7267 #define IOCAP0 IOCAPbits.IOCAP0 // bit 0
7268 #define IOCAP1 IOCAPbits.IOCAP1 // bit 1
7269 #define IOCAP2 IOCAPbits.IOCAP2 // bit 2
7270 #define IOCAP3 IOCAPbits.IOCAP3 // bit 3
7271 #define IOCAP4 IOCAPbits.IOCAP4 // bit 4
7272 #define IOCAP5 IOCAPbits.IOCAP5 // bit 5
7274 #define IOCBF4 IOCBFbits.IOCBF4 // bit 4
7275 #define IOCBF5 IOCBFbits.IOCBF5 // bit 5
7276 #define IOCBF6 IOCBFbits.IOCBF6 // bit 6
7277 #define IOCBF7 IOCBFbits.IOCBF7 // bit 7
7279 #define IOCBN4 IOCBNbits.IOCBN4 // bit 4
7280 #define IOCBN5 IOCBNbits.IOCBN5 // bit 5
7281 #define IOCBN6 IOCBNbits.IOCBN6 // bit 6
7282 #define IOCBN7 IOCBNbits.IOCBN7 // bit 7
7284 #define IOCBP4 IOCBPbits.IOCBP4 // bit 4
7285 #define IOCBP5 IOCBPbits.IOCBP5 // bit 5
7286 #define IOCBP6 IOCBPbits.IOCBP6 // bit 6
7287 #define IOCBP7 IOCBPbits.IOCBP7 // bit 7
7289 #define IOCCF0 IOCCFbits.IOCCF0 // bit 0
7290 #define IOCCF1 IOCCFbits.IOCCF1 // bit 1
7291 #define IOCCF2 IOCCFbits.IOCCF2 // bit 2
7292 #define IOCCF3 IOCCFbits.IOCCF3 // bit 3
7293 #define IOCCF4 IOCCFbits.IOCCF4 // bit 4
7294 #define IOCCF5 IOCCFbits.IOCCF5 // bit 5
7295 #define IOCCF6 IOCCFbits.IOCCF6 // bit 6
7296 #define IOCCF7 IOCCFbits.IOCCF7 // bit 7
7298 #define IOCCN0 IOCCNbits.IOCCN0 // bit 0
7299 #define IOCCN1 IOCCNbits.IOCCN1 // bit 1
7300 #define IOCCN2 IOCCNbits.IOCCN2 // bit 2
7301 #define IOCCN3 IOCCNbits.IOCCN3 // bit 3
7302 #define IOCCN4 IOCCNbits.IOCCN4 // bit 4
7303 #define IOCCN5 IOCCNbits.IOCCN5 // bit 5
7304 #define IOCCN6 IOCCNbits.IOCCN6 // bit 6
7305 #define IOCCN7 IOCCNbits.IOCCN7 // bit 7
7307 #define IOCCP0 IOCCPbits.IOCCP0 // bit 0
7308 #define IOCCP1 IOCCPbits.IOCCP1 // bit 1
7309 #define IOCCP2 IOCCPbits.IOCCP2 // bit 2
7310 #define IOCCP3 IOCCPbits.IOCCP3 // bit 3
7311 #define IOCCP4 IOCCPbits.IOCCP4 // bit 4
7312 #define IOCCP5 IOCCPbits.IOCCP5 // bit 5
7313 #define IOCCP6 IOCCPbits.IOCCP6 // bit 6
7314 #define IOCCP7 IOCCPbits.IOCCP7 // bit 7
7316 #define LATA0 LATAbits.LATA0 // bit 0
7317 #define LATA1 LATAbits.LATA1 // bit 1
7318 #define LATA2 LATAbits.LATA2 // bit 2
7319 #define LATA4 LATAbits.LATA4 // bit 4
7320 #define LATA5 LATAbits.LATA5 // bit 5
7322 #define LATB4 LATBbits.LATB4 // bit 4
7323 #define LATB5 LATBbits.LATB5 // bit 5
7324 #define LATB6 LATBbits.LATB6 // bit 6
7325 #define LATB7 LATBbits.LATB7 // bit 7
7327 #define LATC0 LATCbits.LATC0 // bit 0
7328 #define LATC1 LATCbits.LATC1 // bit 1
7329 #define LATC2 LATCbits.LATC2 // bit 2
7330 #define LATC3 LATCbits.LATC3 // bit 3
7331 #define LATC4 LATCbits.LATC4 // bit 4
7332 #define LATC5 LATCbits.LATC5 // bit 5
7333 #define LATC6 LATCbits.LATC6 // bit 6
7334 #define LATC7 LATCbits.LATC7 // bit 7
7336 #define ODA0 ODCONAbits.ODA0 // bit 0
7337 #define ODA1 ODCONAbits.ODA1 // bit 1
7338 #define ODA2 ODCONAbits.ODA2 // bit 2
7339 #define ODA4 ODCONAbits.ODA4 // bit 4
7340 #define ODA5 ODCONAbits.ODA5 // bit 5
7342 #define ODB4 ODCONBbits.ODB4 // bit 4
7343 #define ODB5 ODCONBbits.ODB5 // bit 5
7344 #define ODB6 ODCONBbits.ODB6 // bit 6
7345 #define ODB7 ODCONBbits.ODB7 // bit 7
7347 #define ODC0 ODCONCbits.ODC0 // bit 0
7348 #define ODC1 ODCONCbits.ODC1 // bit 1
7349 #define ODC2 ODCONCbits.ODC2 // bit 2
7350 #define ODC3 ODCONCbits.ODC3 // bit 3
7351 #define ODC4 ODCONCbits.ODC4 // bit 4
7352 #define ODC5 ODCONCbits.ODC5 // bit 5
7353 #define ODC6 ODCONCbits.ODC6 // bit 6
7354 #define ODC7 ODCONCbits.ODC7 // bit 7
7356 #define PS0 OPTION_REGbits.PS0 // bit 0
7357 #define PS1 OPTION_REGbits.PS1 // bit 1
7358 #define PS2 OPTION_REGbits.PS2 // bit 2
7359 #define PSA OPTION_REGbits.PSA // bit 3
7360 #define TMR0SE OPTION_REGbits.TMR0SE // bit 4, shadows bit in OPTION_REGbits
7361 #define T0SE OPTION_REGbits.T0SE // bit 4, shadows bit in OPTION_REGbits
7362 #define TMR0CS OPTION_REGbits.TMR0CS // bit 5, shadows bit in OPTION_REGbits
7363 #define T0CS OPTION_REGbits.T0CS // bit 5, shadows bit in OPTION_REGbits
7364 #define INTEDG OPTION_REGbits.INTEDG // bit 6
7365 #define NOT_WPUEN OPTION_REGbits.NOT_WPUEN // bit 7
7367 #define SCS0 OSCCONbits.SCS0 // bit 0
7368 #define SCS1 OSCCONbits.SCS1 // bit 1
7369 #define IRCF0 OSCCONbits.IRCF0 // bit 3
7370 #define IRCF1 OSCCONbits.IRCF1 // bit 4
7371 #define IRCF2 OSCCONbits.IRCF2 // bit 5
7372 #define IRCF3 OSCCONbits.IRCF3 // bit 6
7373 #define SPLLEN OSCCONbits.SPLLEN // bit 7
7375 #define HFIOFS OSCSTATbits.HFIOFS // bit 0
7376 #define LFIOFR OSCSTATbits.LFIOFR // bit 1
7377 #define MFIOFR OSCSTATbits.MFIOFR // bit 2
7378 #define HFIOFL OSCSTATbits.HFIOFL // bit 3
7379 #define HFIOFR OSCSTATbits.HFIOFR // bit 4
7380 #define OSTS OSCSTATbits.OSTS // bit 5
7381 #define PLLR OSCSTATbits.PLLR // bit 6
7383 #define TUN0 OSCTUNEbits.TUN0 // bit 0
7384 #define TUN1 OSCTUNEbits.TUN1 // bit 1
7385 #define TUN2 OSCTUNEbits.TUN2 // bit 2
7386 #define TUN3 OSCTUNEbits.TUN3 // bit 3
7387 #define TUN4 OSCTUNEbits.TUN4 // bit 4
7388 #define TUN5 OSCTUNEbits.TUN5 // bit 5
7390 #define NOT_BOR PCONbits.NOT_BOR // bit 0
7391 #define NOT_POR PCONbits.NOT_POR // bit 1
7392 #define NOT_RI PCONbits.NOT_RI // bit 2
7393 #define NOT_RMCLR PCONbits.NOT_RMCLR // bit 3
7394 #define NOT_RWDT PCONbits.NOT_RWDT // bit 4
7395 #define STKUNF PCONbits.STKUNF // bit 6
7396 #define STKOVF PCONbits.STKOVF // bit 7
7398 #define TMR1IE PIE1bits.TMR1IE // bit 0
7399 #define TMR2IE PIE1bits.TMR2IE // bit 1
7400 #define TXIE PIE1bits.TXIE // bit 4
7401 #define RCIE PIE1bits.RCIE // bit 5
7402 #define ADIE PIE1bits.ADIE // bit 6
7403 #define TMR1GIE PIE1bits.TMR1GIE // bit 7
7405 #define C1IE PIE2bits.C1IE // bit 5
7406 #define C2IE PIE2bits.C2IE // bit 6
7408 #define PWM1IE PIE3bits.PWM1IE // bit 4
7409 #define PWM2IE PIE3bits.PWM2IE // bit 5
7410 #define PWM3IE PIE3bits.PWM3IE // bit 6
7411 #define PWM4IE PIE3bits.PWM4IE // bit 7
7413 #define TMR1IF PIR1bits.TMR1IF // bit 0
7414 #define TMR2IF PIR1bits.TMR2IF // bit 1
7415 #define TXIF PIR1bits.TXIF // bit 4
7416 #define RCIF PIR1bits.RCIF // bit 5
7417 #define ADIF PIR1bits.ADIF // bit 6
7418 #define TMR1GIF PIR1bits.TMR1GIF // bit 7
7420 #define C1IF PIR2bits.C1IF // bit 5
7421 #define C2IF PIR2bits.C2IF // bit 6
7423 #define PWM1IF PIR3bits.PWM1IF // bit 4
7424 #define PWM2IF PIR3bits.PWM2IF // bit 5
7425 #define PWM3IF PIR3bits.PWM3IF // bit 6
7426 #define PWM4IF PIR3bits.PWM4IF // bit 7
7428 #define RD PMCON1bits.RD // bit 0
7429 #define WR PMCON1bits.WR // bit 1
7430 #define WREN PMCON1bits.WREN // bit 2
7431 #define WRERR PMCON1bits.WRERR // bit 3
7432 #define FREE PMCON1bits.FREE // bit 4
7433 #define LWLO PMCON1bits.LWLO // bit 5
7434 #define CFGS PMCON1bits.CFGS // bit 6
7436 #define RA0 PORTAbits.RA0 // bit 0
7437 #define RA1 PORTAbits.RA1 // bit 1
7438 #define RA2 PORTAbits.RA2 // bit 2
7439 #define RA3 PORTAbits.RA3 // bit 3
7440 #define RA4 PORTAbits.RA4 // bit 4
7441 #define RA5 PORTAbits.RA5 // bit 5
7443 #define RB4 PORTBbits.RB4 // bit 4
7444 #define RB5 PORTBbits.RB5 // bit 5
7445 #define RB6 PORTBbits.RB6 // bit 6
7446 #define RB7 PORTBbits.RB7 // bit 7
7448 #define RC0 PORTCbits.RC0 // bit 0
7449 #define RC1 PORTCbits.RC1 // bit 1
7450 #define RC2 PORTCbits.RC2 // bit 2
7451 #define RC3 PORTCbits.RC3 // bit 3
7452 #define RC4 PORTCbits.RC4 // bit 4
7453 #define RC5 PORTCbits.RC5 // bit 5
7454 #define RC6 PORTCbits.RC6 // bit 6
7455 #define RC7 PORTCbits.RC7 // bit 7
7457 #define PPSLOCKED PPSLOCKbits.PPSLOCKED // bit 0
7459 #define PWM1MODE0 PWM1CONbits.PWM1MODE0 // bit 2, shadows bit in PWM1CONbits
7460 #define MODE0 PWM1CONbits.MODE0 // bit 2, shadows bit in PWM1CONbits
7461 #define PWM1MODE1 PWM1CONbits.PWM1MODE1 // bit 3, shadows bit in PWM1CONbits
7462 #define MODE1 PWM1CONbits.MODE1 // bit 3, shadows bit in PWM1CONbits
7463 #define POL PWM1CONbits.POL // bit 4, shadows bit in PWM1CONbits
7464 #define PWM1POL PWM1CONbits.PWM1POL // bit 4, shadows bit in PWM1CONbits
7465 #define OUT PWM1CONbits.OUT // bit 5, shadows bit in PWM1CONbits
7466 #define PWM1OUT PWM1CONbits.PWM1OUT // bit 5, shadows bit in PWM1CONbits
7467 #define OE PWM1CONbits.OE // bit 6, shadows bit in PWM1CONbits
7468 #define PWM1OE PWM1CONbits.PWM1OE // bit 6, shadows bit in PWM1CONbits
7469 #define EN PWM1CONbits.EN // bit 7, shadows bit in PWM1CONbits
7470 #define PWM1EN PWM1CONbits.PWM1EN // bit 7, shadows bit in PWM1CONbits
7472 #define PWM1DCH0 PWM1DCHbits.PWM1DCH0 // bit 0
7473 #define PWM1DCH1 PWM1DCHbits.PWM1DCH1 // bit 1
7474 #define PWM1DCH2 PWM1DCHbits.PWM1DCH2 // bit 2
7475 #define PWM1DCH3 PWM1DCHbits.PWM1DCH3 // bit 3
7476 #define PWM1DCH4 PWM1DCHbits.PWM1DCH4 // bit 4
7477 #define PWM1DCH5 PWM1DCHbits.PWM1DCH5 // bit 5
7478 #define PWM1DCH6 PWM1DCHbits.PWM1DCH6 // bit 6
7479 #define PWM1DCH7 PWM1DCHbits.PWM1DCH7 // bit 7
7481 #define PWM1DCL0 PWM1DCLbits.PWM1DCL0 // bit 0
7482 #define PWM1DCL1 PWM1DCLbits.PWM1DCL1 // bit 1
7483 #define PWM1DCL2 PWM1DCLbits.PWM1DCL2 // bit 2
7484 #define PWM1DCL3 PWM1DCLbits.PWM1DCL3 // bit 3
7485 #define PWM1DCL4 PWM1DCLbits.PWM1DCL4 // bit 4
7486 #define PWM1DCL5 PWM1DCLbits.PWM1DCL5 // bit 5
7487 #define PWM1DCL6 PWM1DCLbits.PWM1DCL6 // bit 6
7488 #define PWM1DCL7 PWM1DCLbits.PWM1DCL7 // bit 7
7490 #define PRIE PWM1INTCONbits.PRIE // bit 0, shadows bit in PWM1INTCONbits
7491 #define PWM1PRIE PWM1INTCONbits.PWM1PRIE // bit 0, shadows bit in PWM1INTCONbits
7492 #define DCIE PWM1INTCONbits.DCIE // bit 1, shadows bit in PWM1INTCONbits
7493 #define PWM1DCIE PWM1INTCONbits.PWM1DCIE // bit 1, shadows bit in PWM1INTCONbits
7494 #define PHIE PWM1INTCONbits.PHIE // bit 2, shadows bit in PWM1INTCONbits
7495 #define PWM1PHIE PWM1INTCONbits.PWM1PHIE // bit 2, shadows bit in PWM1INTCONbits
7496 #define OFIE PWM1INTCONbits.OFIE // bit 3, shadows bit in PWM1INTCONbits
7497 #define PWM1OFIE PWM1INTCONbits.PWM1OFIE // bit 3, shadows bit in PWM1INTCONbits
7499 #define PRIF PWM1INTFbits.PRIF // bit 0, shadows bit in PWM1INTFbits
7500 #define PWM1PRIF PWM1INTFbits.PWM1PRIF // bit 0, shadows bit in PWM1INTFbits
7501 #define DCIF PWM1INTFbits.DCIF // bit 1, shadows bit in PWM1INTFbits
7502 #define PWM1DCIF PWM1INTFbits.PWM1DCIF // bit 1, shadows bit in PWM1INTFbits
7503 #define PHIF PWM1INTFbits.PHIF // bit 2, shadows bit in PWM1INTFbits
7504 #define PWM1PHIF PWM1INTFbits.PWM1PHIF // bit 2, shadows bit in PWM1INTFbits
7505 #define OFIF PWM1INTFbits.OFIF // bit 3, shadows bit in PWM1INTFbits
7506 #define PWM1OFIF PWM1INTFbits.PWM1OFIF // bit 3, shadows bit in PWM1INTFbits
7508 #define PWM1LDS0 PWM1LDCONbits.PWM1LDS0 // bit 0, shadows bit in PWM1LDCONbits
7509 #define LDS0 PWM1LDCONbits.LDS0 // bit 0, shadows bit in PWM1LDCONbits
7510 #define PWM1LDS1 PWM1LDCONbits.PWM1LDS1 // bit 1, shadows bit in PWM1LDCONbits
7511 #define LDS1 PWM1LDCONbits.LDS1 // bit 1, shadows bit in PWM1LDCONbits
7512 #define LDT PWM1LDCONbits.LDT // bit 6, shadows bit in PWM1LDCONbits
7513 #define PWM1LDM PWM1LDCONbits.PWM1LDM // bit 6, shadows bit in PWM1LDCONbits
7514 #define LDA PWM1LDCONbits.LDA // bit 7, shadows bit in PWM1LDCONbits
7515 #define PWM1LD PWM1LDCONbits.PWM1LD // bit 7, shadows bit in PWM1LDCONbits
7517 #define PWM1OFS0 PWM1OFCONbits.PWM1OFS0 // bit 0, shadows bit in PWM1OFCONbits
7518 #define OFS0 PWM1OFCONbits.OFS0 // bit 0, shadows bit in PWM1OFCONbits
7519 #define PWM1OFS1 PWM1OFCONbits.PWM1OFS1 // bit 1, shadows bit in PWM1OFCONbits
7520 #define OFS1 PWM1OFCONbits.OFS1 // bit 1, shadows bit in PWM1OFCONbits
7521 #define OFO PWM1OFCONbits.OFO // bit 4, shadows bit in PWM1OFCONbits
7522 #define PWM1OFMC PWM1OFCONbits.PWM1OFMC // bit 4, shadows bit in PWM1OFCONbits
7523 #define PWM1OFM0 PWM1OFCONbits.PWM1OFM0 // bit 5, shadows bit in PWM1OFCONbits
7524 #define OFM0 PWM1OFCONbits.OFM0 // bit 5, shadows bit in PWM1OFCONbits
7525 #define PWM1OFM1 PWM1OFCONbits.PWM1OFM1 // bit 6, shadows bit in PWM1OFCONbits
7526 #define OFM1 PWM1OFCONbits.OFM1 // bit 6, shadows bit in PWM1OFCONbits
7528 #define PWM1OFH0 PWM1OFHbits.PWM1OFH0 // bit 0
7529 #define PWM1OFH1 PWM1OFHbits.PWM1OFH1 // bit 1
7530 #define PWM1OFH2 PWM1OFHbits.PWM1OFH2 // bit 2
7531 #define PWM1OFH3 PWM1OFHbits.PWM1OFH3 // bit 3
7532 #define PWM1OFH4 PWM1OFHbits.PWM1OFH4 // bit 4
7533 #define PWM1OFH5 PWM1OFHbits.PWM1OFH5 // bit 5
7534 #define PWM1OFH6 PWM1OFHbits.PWM1OFH6 // bit 6
7535 #define PWM1OFH7 PWM1OFHbits.PWM1OFH7 // bit 7
7537 #define PWM1OFL0 PWM1OFLbits.PWM1OFL0 // bit 0
7538 #define PWM1OFL1 PWM1OFLbits.PWM1OFL1 // bit 1
7539 #define PWM1OFL2 PWM1OFLbits.PWM1OFL2 // bit 2
7540 #define PWM1OFL3 PWM1OFLbits.PWM1OFL3 // bit 3
7541 #define PWM1OFL4 PWM1OFLbits.PWM1OFL4 // bit 4
7542 #define PWM1OFL5 PWM1OFLbits.PWM1OFL5 // bit 5
7543 #define PWM1OFL6 PWM1OFLbits.PWM1OFL6 // bit 6
7544 #define PWM1OFL7 PWM1OFLbits.PWM1OFL7 // bit 7
7546 #define PWM1PHH0 PWM1PHHbits.PWM1PHH0 // bit 0
7547 #define PWM1PHH1 PWM1PHHbits.PWM1PHH1 // bit 1
7548 #define PWM1PHH2 PWM1PHHbits.PWM1PHH2 // bit 2
7549 #define PWM1PHH3 PWM1PHHbits.PWM1PHH3 // bit 3
7550 #define PWM1PHH4 PWM1PHHbits.PWM1PHH4 // bit 4
7551 #define PWM1PHH5 PWM1PHHbits.PWM1PHH5 // bit 5
7552 #define PWM1PHH6 PWM1PHHbits.PWM1PHH6 // bit 6
7553 #define PWM1PHH7 PWM1PHHbits.PWM1PHH7 // bit 7
7555 #define PWM1PHL0 PWM1PHLbits.PWM1PHL0 // bit 0
7556 #define PWM1PHL1 PWM1PHLbits.PWM1PHL1 // bit 1
7557 #define PWM1PHL2 PWM1PHLbits.PWM1PHL2 // bit 2
7558 #define PWM1PHL3 PWM1PHLbits.PWM1PHL3 // bit 3
7559 #define PWM1PHL4 PWM1PHLbits.PWM1PHL4 // bit 4
7560 #define PWM1PHL5 PWM1PHLbits.PWM1PHL5 // bit 5
7561 #define PWM1PHL6 PWM1PHLbits.PWM1PHL6 // bit 6
7562 #define PWM1PHL7 PWM1PHLbits.PWM1PHL7 // bit 7
7564 #define PWM1PRH0 PWM1PRHbits.PWM1PRH0 // bit 0
7565 #define PWM1PRH1 PWM1PRHbits.PWM1PRH1 // bit 1
7566 #define PWM1PRH2 PWM1PRHbits.PWM1PRH2 // bit 2
7567 #define PWM1PRH3 PWM1PRHbits.PWM1PRH3 // bit 3
7568 #define PWM1PRH4 PWM1PRHbits.PWM1PRH4 // bit 4
7569 #define PWM1PRH5 PWM1PRHbits.PWM1PRH5 // bit 5
7570 #define PWM1PRH6 PWM1PRHbits.PWM1PRH6 // bit 6
7571 #define PWM1PRH7 PWM1PRHbits.PWM1PRH7 // bit 7
7573 #define PWM1PRL0 PWM1PRLbits.PWM1PRL0 // bit 0
7574 #define PWM1PRL1 PWM1PRLbits.PWM1PRL1 // bit 1
7575 #define PWM1PRL2 PWM1PRLbits.PWM1PRL2 // bit 2
7576 #define PWM1PRL3 PWM1PRLbits.PWM1PRL3 // bit 3
7577 #define PWM1PRL4 PWM1PRLbits.PWM1PRL4 // bit 4
7578 #define PWM1PRL5 PWM1PRLbits.PWM1PRL5 // bit 5
7579 #define PWM1PRL6 PWM1PRLbits.PWM1PRL6 // bit 6
7580 #define PWM1PRL7 PWM1PRLbits.PWM1PRL7 // bit 7
7582 #define PWM1TMRH0 PWM1TMRHbits.PWM1TMRH0 // bit 0
7583 #define PWM1TMRH1 PWM1TMRHbits.PWM1TMRH1 // bit 1
7584 #define PWM1TMRH2 PWM1TMRHbits.PWM1TMRH2 // bit 2
7585 #define PWM1TMRH3 PWM1TMRHbits.PWM1TMRH3 // bit 3
7586 #define PWM1TMRH4 PWM1TMRHbits.PWM1TMRH4 // bit 4
7587 #define PWM1TMRH5 PWM1TMRHbits.PWM1TMRH5 // bit 5
7588 #define PWM1TMRH6 PWM1TMRHbits.PWM1TMRH6 // bit 6
7589 #define PWM1TMRH7 PWM1TMRHbits.PWM1TMRH7 // bit 7
7591 #define PWM1TMRL0 PWM1TMRLbits.PWM1TMRL0 // bit 0
7592 #define PWM1TMRL1 PWM1TMRLbits.PWM1TMRL1 // bit 1
7593 #define PWM1TMRL2 PWM1TMRLbits.PWM1TMRL2 // bit 2
7594 #define PWM1TMRL3 PWM1TMRLbits.PWM1TMRL3 // bit 3
7595 #define PWM1TMRL4 PWM1TMRLbits.PWM1TMRL4 // bit 4
7596 #define PWM1TMRL5 PWM1TMRLbits.PWM1TMRL5 // bit 5
7597 #define PWM1TMRL6 PWM1TMRLbits.PWM1TMRL6 // bit 6
7598 #define PWM1TMRL7 PWM1TMRLbits.PWM1TMRL7 // bit 7
7600 #define PWM2DCH0 PWM2DCHbits.PWM2DCH0 // bit 0
7601 #define PWM2DCH1 PWM2DCHbits.PWM2DCH1 // bit 1
7602 #define PWM2DCH2 PWM2DCHbits.PWM2DCH2 // bit 2
7603 #define PWM2DCH3 PWM2DCHbits.PWM2DCH3 // bit 3
7604 #define PWM2DCH4 PWM2DCHbits.PWM2DCH4 // bit 4
7605 #define PWM2DCH5 PWM2DCHbits.PWM2DCH5 // bit 5
7606 #define PWM2DCH6 PWM2DCHbits.PWM2DCH6 // bit 6
7607 #define PWM2DCH7 PWM2DCHbits.PWM2DCH7 // bit 7
7609 #define PWM2DCL0 PWM2DCLbits.PWM2DCL0 // bit 0
7610 #define PWM2DCL1 PWM2DCLbits.PWM2DCL1 // bit 1
7611 #define PWM2DCL2 PWM2DCLbits.PWM2DCL2 // bit 2
7612 #define PWM2DCL3 PWM2DCLbits.PWM2DCL3 // bit 3
7613 #define PWM2DCL4 PWM2DCLbits.PWM2DCL4 // bit 4
7614 #define PWM2DCL5 PWM2DCLbits.PWM2DCL5 // bit 5
7615 #define PWM2DCL6 PWM2DCLbits.PWM2DCL6 // bit 6
7616 #define PWM2DCL7 PWM2DCLbits.PWM2DCL7 // bit 7
7618 #define PWM2OFH0 PWM2OFHbits.PWM2OFH0 // bit 0
7619 #define PWM2OFH1 PWM2OFHbits.PWM2OFH1 // bit 1
7620 #define PWM2OFH2 PWM2OFHbits.PWM2OFH2 // bit 2
7621 #define PWM2OFH3 PWM2OFHbits.PWM2OFH3 // bit 3
7622 #define PWM2OFH4 PWM2OFHbits.PWM2OFH4 // bit 4
7623 #define PWM2OFH5 PWM2OFHbits.PWM2OFH5 // bit 5
7624 #define PWM2OFH6 PWM2OFHbits.PWM2OFH6 // bit 6
7625 #define PWM2OFH7 PWM2OFHbits.PWM2OFH7 // bit 7
7627 #define PWM2OFL0 PWM2OFLbits.PWM2OFL0 // bit 0
7628 #define PWM2OFL1 PWM2OFLbits.PWM2OFL1 // bit 1
7629 #define PWM2OFL2 PWM2OFLbits.PWM2OFL2 // bit 2
7630 #define PWM2OFL3 PWM2OFLbits.PWM2OFL3 // bit 3
7631 #define PWM2OFL4 PWM2OFLbits.PWM2OFL4 // bit 4
7632 #define PWM2OFL5 PWM2OFLbits.PWM2OFL5 // bit 5
7633 #define PWM2OFL6 PWM2OFLbits.PWM2OFL6 // bit 6
7634 #define PWM2OFL7 PWM2OFLbits.PWM2OFL7 // bit 7
7636 #define PWM2PHH0 PWM2PHHbits.PWM2PHH0 // bit 0
7637 #define PWM2PHH1 PWM2PHHbits.PWM2PHH1 // bit 1
7638 #define PWM2PHH2 PWM2PHHbits.PWM2PHH2 // bit 2
7639 #define PWM2PHH3 PWM2PHHbits.PWM2PHH3 // bit 3
7640 #define PWM2PHH4 PWM2PHHbits.PWM2PHH4 // bit 4
7641 #define PWM2PHH5 PWM2PHHbits.PWM2PHH5 // bit 5
7642 #define PWM2PHH6 PWM2PHHbits.PWM2PHH6 // bit 6
7643 #define PWM2PHH7 PWM2PHHbits.PWM2PHH7 // bit 7
7645 #define PWM2PHL0 PWM2PHLbits.PWM2PHL0 // bit 0
7646 #define PWM2PHL1 PWM2PHLbits.PWM2PHL1 // bit 1
7647 #define PWM2PHL2 PWM2PHLbits.PWM2PHL2 // bit 2
7648 #define PWM2PHL3 PWM2PHLbits.PWM2PHL3 // bit 3
7649 #define PWM2PHL4 PWM2PHLbits.PWM2PHL4 // bit 4
7650 #define PWM2PHL5 PWM2PHLbits.PWM2PHL5 // bit 5
7651 #define PWM2PHL6 PWM2PHLbits.PWM2PHL6 // bit 6
7652 #define PWM2PHL7 PWM2PHLbits.PWM2PHL7 // bit 7
7654 #define PWM2PRH0 PWM2PRHbits.PWM2PRH0 // bit 0
7655 #define PWM2PRH1 PWM2PRHbits.PWM2PRH1 // bit 1
7656 #define PWM2PRH2 PWM2PRHbits.PWM2PRH2 // bit 2
7657 #define PWM2PRH3 PWM2PRHbits.PWM2PRH3 // bit 3
7658 #define PWM2PRH4 PWM2PRHbits.PWM2PRH4 // bit 4
7659 #define PWM2PRH5 PWM2PRHbits.PWM2PRH5 // bit 5
7660 #define PWM2PRH6 PWM2PRHbits.PWM2PRH6 // bit 6
7661 #define PWM2PRH7 PWM2PRHbits.PWM2PRH7 // bit 7
7663 #define PWM2PRL0 PWM2PRLbits.PWM2PRL0 // bit 0
7664 #define PWM2PRL1 PWM2PRLbits.PWM2PRL1 // bit 1
7665 #define PWM2PRL2 PWM2PRLbits.PWM2PRL2 // bit 2
7666 #define PWM2PRL3 PWM2PRLbits.PWM2PRL3 // bit 3
7667 #define PWM2PRL4 PWM2PRLbits.PWM2PRL4 // bit 4
7668 #define PWM2PRL5 PWM2PRLbits.PWM2PRL5 // bit 5
7669 #define PWM2PRL6 PWM2PRLbits.PWM2PRL6 // bit 6
7670 #define PWM2PRL7 PWM2PRLbits.PWM2PRL7 // bit 7
7672 #define PWM2TMRH0 PWM2TMRHbits.PWM2TMRH0 // bit 0
7673 #define PWM2TMRH1 PWM2TMRHbits.PWM2TMRH1 // bit 1
7674 #define PWM2TMRH2 PWM2TMRHbits.PWM2TMRH2 // bit 2
7675 #define PWM2TMRH3 PWM2TMRHbits.PWM2TMRH3 // bit 3
7676 #define PWM2TMRH4 PWM2TMRHbits.PWM2TMRH4 // bit 4
7677 #define PWM2TMRH5 PWM2TMRHbits.PWM2TMRH5 // bit 5
7678 #define PWM2TMRH6 PWM2TMRHbits.PWM2TMRH6 // bit 6
7679 #define PWM2TMRH7 PWM2TMRHbits.PWM2TMRH7 // bit 7
7681 #define PWM2TMRL0 PWM2TMRLbits.PWM2TMRL0 // bit 0
7682 #define PWM2TMRL1 PWM2TMRLbits.PWM2TMRL1 // bit 1
7683 #define PWM2TMRL2 PWM2TMRLbits.PWM2TMRL2 // bit 2
7684 #define PWM2TMRL3 PWM2TMRLbits.PWM2TMRL3 // bit 3
7685 #define PWM2TMRL4 PWM2TMRLbits.PWM2TMRL4 // bit 4
7686 #define PWM2TMRL5 PWM2TMRLbits.PWM2TMRL5 // bit 5
7687 #define PWM2TMRL6 PWM2TMRLbits.PWM2TMRL6 // bit 6
7688 #define PWM2TMRL7 PWM2TMRLbits.PWM2TMRL7 // bit 7
7690 #define PWM3DCH0 PWM3DCHbits.PWM3DCH0 // bit 0
7691 #define PWM3DCH1 PWM3DCHbits.PWM3DCH1 // bit 1
7692 #define PWM3DCH2 PWM3DCHbits.PWM3DCH2 // bit 2
7693 #define PWM3DCH3 PWM3DCHbits.PWM3DCH3 // bit 3
7694 #define PWM3DCH4 PWM3DCHbits.PWM3DCH4 // bit 4
7695 #define PWM3DCH5 PWM3DCHbits.PWM3DCH5 // bit 5
7696 #define PWM3DCH6 PWM3DCHbits.PWM3DCH6 // bit 6
7697 #define PWM3DCH7 PWM3DCHbits.PWM3DCH7 // bit 7
7699 #define PWM3DCL0 PWM3DCLbits.PWM3DCL0 // bit 0
7700 #define PWM3DCL1 PWM3DCLbits.PWM3DCL1 // bit 1
7701 #define PWM3DCL2 PWM3DCLbits.PWM3DCL2 // bit 2
7702 #define PWM3DCL3 PWM3DCLbits.PWM3DCL3 // bit 3
7703 #define PWM3DCL4 PWM3DCLbits.PWM3DCL4 // bit 4
7704 #define PWM3DCL5 PWM3DCLbits.PWM3DCL5 // bit 5
7705 #define PWM3DCL6 PWM3DCLbits.PWM3DCL6 // bit 6
7706 #define PWM3DCL7 PWM3DCLbits.PWM3DCL7 // bit 7
7708 #define PWM3OFH0 PWM3OFHbits.PWM3OFH0 // bit 0
7709 #define PWM3OFH1 PWM3OFHbits.PWM3OFH1 // bit 1
7710 #define PWM3OFH2 PWM3OFHbits.PWM3OFH2 // bit 2
7711 #define PWM3OFH3 PWM3OFHbits.PWM3OFH3 // bit 3
7712 #define PWM3OFH4 PWM3OFHbits.PWM3OFH4 // bit 4
7713 #define PWM3OFH5 PWM3OFHbits.PWM3OFH5 // bit 5
7714 #define PWM3OFH6 PWM3OFHbits.PWM3OFH6 // bit 6
7715 #define PWM3OFH7 PWM3OFHbits.PWM3OFH7 // bit 7
7717 #define PWM3OFL0 PWM3OFLbits.PWM3OFL0 // bit 0
7718 #define PWM3OFL1 PWM3OFLbits.PWM3OFL1 // bit 1
7719 #define PWM3OFL2 PWM3OFLbits.PWM3OFL2 // bit 2
7720 #define PWM3OFL3 PWM3OFLbits.PWM3OFL3 // bit 3
7721 #define PWM3OFL4 PWM3OFLbits.PWM3OFL4 // bit 4
7722 #define PWM3OFL5 PWM3OFLbits.PWM3OFL5 // bit 5
7723 #define PWM3OFL6 PWM3OFLbits.PWM3OFL6 // bit 6
7724 #define PWM3OFL7 PWM3OFLbits.PWM3OFL7 // bit 7
7726 #define PWM3PHH0 PWM3PHHbits.PWM3PHH0 // bit 0
7727 #define PWM3PHH1 PWM3PHHbits.PWM3PHH1 // bit 1
7728 #define PWM3PHH2 PWM3PHHbits.PWM3PHH2 // bit 2
7729 #define PWM3PHH3 PWM3PHHbits.PWM3PHH3 // bit 3
7730 #define PWM3PHH4 PWM3PHHbits.PWM3PHH4 // bit 4
7731 #define PWM3PHH5 PWM3PHHbits.PWM3PHH5 // bit 5
7732 #define PWM3PHH6 PWM3PHHbits.PWM3PHH6 // bit 6
7733 #define PWM3PHH7 PWM3PHHbits.PWM3PHH7 // bit 7
7735 #define PWM3PHL0 PWM3PHLbits.PWM3PHL0 // bit 0
7736 #define PWM3PHL1 PWM3PHLbits.PWM3PHL1 // bit 1
7737 #define PWM3PHL2 PWM3PHLbits.PWM3PHL2 // bit 2
7738 #define PWM3PHL3 PWM3PHLbits.PWM3PHL3 // bit 3
7739 #define PWM3PHL4 PWM3PHLbits.PWM3PHL4 // bit 4
7740 #define PWM3PHL5 PWM3PHLbits.PWM3PHL5 // bit 5
7741 #define PWM3PHL6 PWM3PHLbits.PWM3PHL6 // bit 6
7742 #define PWM3PHL7 PWM3PHLbits.PWM3PHL7 // bit 7
7744 #define PWM3PRH0 PWM3PRHbits.PWM3PRH0 // bit 0
7745 #define PWM3PRH1 PWM3PRHbits.PWM3PRH1 // bit 1
7746 #define PWM3PRH2 PWM3PRHbits.PWM3PRH2 // bit 2
7747 #define PWM3PRH3 PWM3PRHbits.PWM3PRH3 // bit 3
7748 #define PWM3PRH4 PWM3PRHbits.PWM3PRH4 // bit 4
7749 #define PWM3PRH5 PWM3PRHbits.PWM3PRH5 // bit 5
7750 #define PWM3PRH6 PWM3PRHbits.PWM3PRH6 // bit 6
7751 #define PWM3PRH7 PWM3PRHbits.PWM3PRH7 // bit 7
7753 #define PWM3PRL0 PWM3PRLbits.PWM3PRL0 // bit 0
7754 #define PWM3PRL1 PWM3PRLbits.PWM3PRL1 // bit 1
7755 #define PWM3PRL2 PWM3PRLbits.PWM3PRL2 // bit 2
7756 #define PWM3PRL3 PWM3PRLbits.PWM3PRL3 // bit 3
7757 #define PWM3PRL4 PWM3PRLbits.PWM3PRL4 // bit 4
7758 #define PWM3PRL5 PWM3PRLbits.PWM3PRL5 // bit 5
7759 #define PWM3PRL6 PWM3PRLbits.PWM3PRL6 // bit 6
7760 #define PWM3PRL7 PWM3PRLbits.PWM3PRL7 // bit 7
7762 #define PWM3TMRH0 PWM3TMRHbits.PWM3TMRH0 // bit 0
7763 #define PWM3TMRH1 PWM3TMRHbits.PWM3TMRH1 // bit 1
7764 #define PWM3TMRH2 PWM3TMRHbits.PWM3TMRH2 // bit 2
7765 #define PWM3TMRH3 PWM3TMRHbits.PWM3TMRH3 // bit 3
7766 #define PWM3TMRH4 PWM3TMRHbits.PWM3TMRH4 // bit 4
7767 #define PWM3TMRH5 PWM3TMRHbits.PWM3TMRH5 // bit 5
7768 #define PWM3TMRH6 PWM3TMRHbits.PWM3TMRH6 // bit 6
7769 #define PWM3TMRH7 PWM3TMRHbits.PWM3TMRH7 // bit 7
7771 #define PWM3TMRL0 PWM3TMRLbits.PWM3TMRL0 // bit 0
7772 #define PWM3TMRL1 PWM3TMRLbits.PWM3TMRL1 // bit 1
7773 #define PWM3TMRL2 PWM3TMRLbits.PWM3TMRL2 // bit 2
7774 #define PWM3TMRL3 PWM3TMRLbits.PWM3TMRL3 // bit 3
7775 #define PWM3TMRL4 PWM3TMRLbits.PWM3TMRL4 // bit 4
7776 #define PWM3TMRL5 PWM3TMRLbits.PWM3TMRL5 // bit 5
7777 #define PWM3TMRL6 PWM3TMRLbits.PWM3TMRL6 // bit 6
7778 #define PWM3TMRL7 PWM3TMRLbits.PWM3TMRL7 // bit 7
7780 #define PWM4DCH0 PWM4DCHbits.PWM4DCH0 // bit 0
7781 #define PWM4DCH1 PWM4DCHbits.PWM4DCH1 // bit 1
7782 #define PWM4DCH2 PWM4DCHbits.PWM4DCH2 // bit 2
7783 #define PWM4DCH3 PWM4DCHbits.PWM4DCH3 // bit 3
7784 #define PWM4DCH4 PWM4DCHbits.PWM4DCH4 // bit 4
7785 #define PWM4DCH5 PWM4DCHbits.PWM4DCH5 // bit 5
7786 #define PWM4DCH6 PWM4DCHbits.PWM4DCH6 // bit 6
7787 #define PWM4DCH7 PWM4DCHbits.PWM4DCH7 // bit 7
7789 #define PWM4DCL0 PWM4DCLbits.PWM4DCL0 // bit 0
7790 #define PWM4DCL1 PWM4DCLbits.PWM4DCL1 // bit 1
7791 #define PWM4DCL2 PWM4DCLbits.PWM4DCL2 // bit 2
7792 #define PWM4DCL3 PWM4DCLbits.PWM4DCL3 // bit 3
7793 #define PWM4DCL4 PWM4DCLbits.PWM4DCL4 // bit 4
7794 #define PWM4DCL5 PWM4DCLbits.PWM4DCL5 // bit 5
7795 #define PWM4DCL6 PWM4DCLbits.PWM4DCL6 // bit 6
7796 #define PWM4DCL7 PWM4DCLbits.PWM4DCL7 // bit 7
7798 #define PWM4OFH0 PWM4OFHbits.PWM4OFH0 // bit 0
7799 #define PWM4OFH1 PWM4OFHbits.PWM4OFH1 // bit 1
7800 #define PWM4OFH2 PWM4OFHbits.PWM4OFH2 // bit 2
7801 #define PWM4OFH3 PWM4OFHbits.PWM4OFH3 // bit 3
7802 #define PWM4OFH4 PWM4OFHbits.PWM4OFH4 // bit 4
7803 #define PWM4OFH5 PWM4OFHbits.PWM4OFH5 // bit 5
7804 #define PWM4OFH6 PWM4OFHbits.PWM4OFH6 // bit 6
7805 #define PWM4OFH7 PWM4OFHbits.PWM4OFH7 // bit 7
7807 #define PWM4OFL0 PWM4OFLbits.PWM4OFL0 // bit 0
7808 #define PWM4OFL1 PWM4OFLbits.PWM4OFL1 // bit 1
7809 #define PWM4OFL2 PWM4OFLbits.PWM4OFL2 // bit 2
7810 #define PWM4OFL3 PWM4OFLbits.PWM4OFL3 // bit 3
7811 #define PWM4OFL4 PWM4OFLbits.PWM4OFL4 // bit 4
7812 #define PWM4OFL5 PWM4OFLbits.PWM4OFL5 // bit 5
7813 #define PWM4OFL6 PWM4OFLbits.PWM4OFL6 // bit 6
7814 #define PWM4OFL7 PWM4OFLbits.PWM4OFL7 // bit 7
7816 #define PWM4PHH0 PWM4PHHbits.PWM4PHH0 // bit 0
7817 #define PWM4PHH1 PWM4PHHbits.PWM4PHH1 // bit 1
7818 #define PWM4PHH2 PWM4PHHbits.PWM4PHH2 // bit 2
7819 #define PWM4PHH3 PWM4PHHbits.PWM4PHH3 // bit 3
7820 #define PWM4PHH4 PWM4PHHbits.PWM4PHH4 // bit 4
7821 #define PWM4PHH5 PWM4PHHbits.PWM4PHH5 // bit 5
7822 #define PWM4PHH6 PWM4PHHbits.PWM4PHH6 // bit 6
7823 #define PWM4PHH7 PWM4PHHbits.PWM4PHH7 // bit 7
7825 #define PWM4PHL0 PWM4PHLbits.PWM4PHL0 // bit 0
7826 #define PWM4PHL1 PWM4PHLbits.PWM4PHL1 // bit 1
7827 #define PWM4PHL2 PWM4PHLbits.PWM4PHL2 // bit 2
7828 #define PWM4PHL3 PWM4PHLbits.PWM4PHL3 // bit 3
7829 #define PWM4PHL4 PWM4PHLbits.PWM4PHL4 // bit 4
7830 #define PWM4PHL5 PWM4PHLbits.PWM4PHL5 // bit 5
7831 #define PWM4PHL6 PWM4PHLbits.PWM4PHL6 // bit 6
7832 #define PWM4PHL7 PWM4PHLbits.PWM4PHL7 // bit 7
7834 #define PWM4PRH0 PWM4PRHbits.PWM4PRH0 // bit 0
7835 #define PWM4PRH1 PWM4PRHbits.PWM4PRH1 // bit 1
7836 #define PWM4PRH2 PWM4PRHbits.PWM4PRH2 // bit 2
7837 #define PWM4PRH3 PWM4PRHbits.PWM4PRH3 // bit 3
7838 #define PWM4PRH4 PWM4PRHbits.PWM4PRH4 // bit 4
7839 #define PWM4PRH5 PWM4PRHbits.PWM4PRH5 // bit 5
7840 #define PWM4PRH6 PWM4PRHbits.PWM4PRH6 // bit 6
7841 #define PWM4PRH7 PWM4PRHbits.PWM4PRH7 // bit 7
7843 #define PWM4PRL0 PWM4PRLbits.PWM4PRL0 // bit 0
7844 #define PWM4PRL1 PWM4PRLbits.PWM4PRL1 // bit 1
7845 #define PWM4PRL2 PWM4PRLbits.PWM4PRL2 // bit 2
7846 #define PWM4PRL3 PWM4PRLbits.PWM4PRL3 // bit 3
7847 #define PWM4PRL4 PWM4PRLbits.PWM4PRL4 // bit 4
7848 #define PWM4PRL5 PWM4PRLbits.PWM4PRL5 // bit 5
7849 #define PWM4PRL6 PWM4PRLbits.PWM4PRL6 // bit 6
7850 #define PWM4PRL7 PWM4PRLbits.PWM4PRL7 // bit 7
7852 #define PWM4TMRH0 PWM4TMRHbits.PWM4TMRH0 // bit 0
7853 #define PWM4TMRH1 PWM4TMRHbits.PWM4TMRH1 // bit 1
7854 #define PWM4TMRH2 PWM4TMRHbits.PWM4TMRH2 // bit 2
7855 #define PWM4TMRH3 PWM4TMRHbits.PWM4TMRH3 // bit 3
7856 #define PWM4TMRH4 PWM4TMRHbits.PWM4TMRH4 // bit 4
7857 #define PWM4TMRH5 PWM4TMRHbits.PWM4TMRH5 // bit 5
7858 #define PWM4TMRH6 PWM4TMRHbits.PWM4TMRH6 // bit 6
7859 #define PWM4TMRH7 PWM4TMRHbits.PWM4TMRH7 // bit 7
7861 #define PWM4TMRL0 PWM4TMRLbits.PWM4TMRL0 // bit 0
7862 #define PWM4TMRL1 PWM4TMRLbits.PWM4TMRL1 // bit 1
7863 #define PWM4TMRL2 PWM4TMRLbits.PWM4TMRL2 // bit 2
7864 #define PWM4TMRL3 PWM4TMRLbits.PWM4TMRL3 // bit 3
7865 #define PWM4TMRL4 PWM4TMRLbits.PWM4TMRL4 // bit 4
7866 #define PWM4TMRL5 PWM4TMRLbits.PWM4TMRL5 // bit 5
7867 #define PWM4TMRL6 PWM4TMRLbits.PWM4TMRL6 // bit 6
7868 #define PWM4TMRL7 PWM4TMRLbits.PWM4TMRL7 // bit 7
7870 #define PWM1EN_A PWMENbits.PWM1EN_A // bit 0, shadows bit in PWMENbits
7871 #define MPWM1EN PWMENbits.MPWM1EN // bit 0, shadows bit in PWMENbits
7872 #define PWM2EN_A PWMENbits.PWM2EN_A // bit 1, shadows bit in PWMENbits
7873 #define MPWM2EN PWMENbits.MPWM2EN // bit 1, shadows bit in PWMENbits
7874 #define PWM3EN_A PWMENbits.PWM3EN_A // bit 2, shadows bit in PWMENbits
7875 #define MPWM3EN PWMENbits.MPWM3EN // bit 2, shadows bit in PWMENbits
7876 #define PWM4EN_A PWMENbits.PWM4EN_A // bit 3
7878 #define PWM1LDA_A PWMLDbits.PWM1LDA_A // bit 0, shadows bit in PWMLDbits
7879 #define MPWM1LD PWMLDbits.MPWM1LD // bit 0, shadows bit in PWMLDbits
7880 #define PWM2LDA_A PWMLDbits.PWM2LDA_A // bit 1, shadows bit in PWMLDbits
7881 #define MPWM2LD PWMLDbits.MPWM2LD // bit 1, shadows bit in PWMLDbits
7882 #define PWM3LDA_A PWMLDbits.PWM3LDA_A // bit 2, shadows bit in PWMLDbits
7883 #define MPWM3LD PWMLDbits.MPWM3LD // bit 2, shadows bit in PWMLDbits
7884 #define PWM4LDA_A PWMLDbits.PWM4LDA_A // bit 3
7886 #define PWM1OUT_A PWMOUTbits.PWM1OUT_A // bit 0, shadows bit in PWMOUTbits
7887 #define MPWM1OUT PWMOUTbits.MPWM1OUT // bit 0, shadows bit in PWMOUTbits
7888 #define PWM2OUT_A PWMOUTbits.PWM2OUT_A // bit 1, shadows bit in PWMOUTbits
7889 #define MPWM2OUT PWMOUTbits.MPWM2OUT // bit 1, shadows bit in PWMOUTbits
7890 #define PWM3OUT_A PWMOUTbits.PWM3OUT_A // bit 2, shadows bit in PWMOUTbits
7891 #define MPWM3OUT PWMOUTbits.MPWM3OUT // bit 2, shadows bit in PWMOUTbits
7892 #define PWM4OUT_A PWMOUTbits.PWM4OUT_A // bit 3
7894 #define RA0PPS0 RA0PPSbits.RA0PPS0 // bit 0
7895 #define RA0PPS1 RA0PPSbits.RA0PPS1 // bit 1
7896 #define RA0PPS2 RA0PPSbits.RA0PPS2 // bit 2
7897 #define RA0PPS3 RA0PPSbits.RA0PPS3 // bit 3
7899 #define RA1PPS0 RA1PPSbits.RA1PPS0 // bit 0
7900 #define RA1PPS1 RA1PPSbits.RA1PPS1 // bit 1
7901 #define RA1PPS2 RA1PPSbits.RA1PPS2 // bit 2
7902 #define RA1PPS3 RA1PPSbits.RA1PPS3 // bit 3
7904 #define RA2PPS0 RA2PPSbits.RA2PPS0 // bit 0
7905 #define RA2PPS1 RA2PPSbits.RA2PPS1 // bit 1
7906 #define RA2PPS2 RA2PPSbits.RA2PPS2 // bit 2
7907 #define RA2PPS3 RA2PPSbits.RA2PPS3 // bit 3
7909 #define RA4PPS0 RA4PPSbits.RA4PPS0 // bit 0
7910 #define RA4PPS1 RA4PPSbits.RA4PPS1 // bit 1
7911 #define RA4PPS2 RA4PPSbits.RA4PPS2 // bit 2
7912 #define RA4PPS3 RA4PPSbits.RA4PPS3 // bit 3
7914 #define RA5PPS0 RA5PPSbits.RA5PPS0 // bit 0
7915 #define RA5PPS1 RA5PPSbits.RA5PPS1 // bit 1
7916 #define RA5PPS2 RA5PPSbits.RA5PPS2 // bit 2
7917 #define RA5PPS3 RA5PPSbits.RA5PPS3 // bit 3
7919 #define RB4PPS0 RB4PPSbits.RB4PPS0 // bit 0
7920 #define RB4PPS1 RB4PPSbits.RB4PPS1 // bit 1
7921 #define RB4PPS2 RB4PPSbits.RB4PPS2 // bit 2
7922 #define RB4PPS3 RB4PPSbits.RB4PPS3 // bit 3
7924 #define RB5PPS0 RB5PPSbits.RB5PPS0 // bit 0
7925 #define RB5PPS1 RB5PPSbits.RB5PPS1 // bit 1
7926 #define RB5PPS2 RB5PPSbits.RB5PPS2 // bit 2
7927 #define RB5PPS3 RB5PPSbits.RB5PPS3 // bit 3
7929 #define RB6PPS0 RB6PPSbits.RB6PPS0 // bit 0
7930 #define RB6PPS1 RB6PPSbits.RB6PPS1 // bit 1
7931 #define RB6PPS2 RB6PPSbits.RB6PPS2 // bit 2
7932 #define RB6PPS3 RB6PPSbits.RB6PPS3 // bit 3
7934 #define RB7PPS0 RB7PPSbits.RB7PPS0 // bit 0
7935 #define RB7PPS1 RB7PPSbits.RB7PPS1 // bit 1
7936 #define RB7PPS2 RB7PPSbits.RB7PPS2 // bit 2
7937 #define RB7PPS3 RB7PPSbits.RB7PPS3 // bit 3
7939 #define RC0PPS0 RC0PPSbits.RC0PPS0 // bit 0
7940 #define RC0PPS1 RC0PPSbits.RC0PPS1 // bit 1
7941 #define RC0PPS2 RC0PPSbits.RC0PPS2 // bit 2
7942 #define RC0PPS3 RC0PPSbits.RC0PPS3 // bit 3
7944 #define RC1PPS0 RC1PPSbits.RC1PPS0 // bit 0
7945 #define RC1PPS1 RC1PPSbits.RC1PPS1 // bit 1
7946 #define RC1PPS2 RC1PPSbits.RC1PPS2 // bit 2
7947 #define RC1PPS3 RC1PPSbits.RC1PPS3 // bit 3
7949 #define RC3PPS0 RC3PPSbits.RC3PPS0 // bit 0
7950 #define RC3PPS1 RC3PPSbits.RC3PPS1 // bit 1
7951 #define RC3PPS2 RC3PPSbits.RC3PPS2 // bit 2
7952 #define RC3PPS3 RC3PPSbits.RC3PPS3 // bit 3
7954 #define RC4PPS0 RC4PPSbits.RC4PPS0 // bit 0
7955 #define RC4PPS1 RC4PPSbits.RC4PPS1 // bit 1
7956 #define RC4PPS2 RC4PPSbits.RC4PPS2 // bit 2
7957 #define RC4PPS3 RC4PPSbits.RC4PPS3 // bit 3
7959 #define RC5PPS0 RC5PPSbits.RC5PPS0 // bit 0
7960 #define RC5PPS1 RC5PPSbits.RC5PPS1 // bit 1
7961 #define RC5PPS2 RC5PPSbits.RC5PPS2 // bit 2
7962 #define RC5PPS3 RC5PPSbits.RC5PPS3 // bit 3
7964 #define RC6PPS0 RC6PPSbits.RC6PPS0 // bit 0
7965 #define RC6PPS1 RC6PPSbits.RC6PPS1 // bit 1
7966 #define RC6PPS2 RC6PPSbits.RC6PPS2 // bit 2
7967 #define RC6PPS3 RC6PPSbits.RC6PPS3 // bit 3
7969 #define RC7PPS0 RC7PPSbits.RC7PPS0 // bit 0
7970 #define RC7PPS1 RC7PPSbits.RC7PPS1 // bit 1
7971 #define RC7PPS2 RC7PPSbits.RC7PPS2 // bit 2
7972 #define RC7PPS3 RC7PPSbits.RC7PPS3 // bit 3
7974 #define RX9D RCSTAbits.RX9D // bit 0
7975 #define OERR RCSTAbits.OERR // bit 1
7976 #define FERR RCSTAbits.FERR // bit 2
7977 #define ADDEN RCSTAbits.ADDEN // bit 3
7978 #define CREN RCSTAbits.CREN // bit 4
7979 #define SREN RCSTAbits.SREN // bit 5
7980 #define RX9 RCSTAbits.RX9 // bit 6
7981 #define SPEN RCSTAbits.SPEN // bit 7
7983 #define RXPPS0 RXPPSbits.RXPPS0 // bit 0
7984 #define RXPPS1 RXPPSbits.RXPPS1 // bit 1
7985 #define RXPPS2 RXPPSbits.RXPPS2 // bit 2
7986 #define RXPPS3 RXPPSbits.RXPPS3 // bit 3
7987 #define RXPPS4 RXPPSbits.RXPPS4 // bit 4
7989 #define SLRA0 SLRCONAbits.SLRA0 // bit 0
7990 #define SLRA1 SLRCONAbits.SLRA1 // bit 1
7991 #define SLRA2 SLRCONAbits.SLRA2 // bit 2
7992 #define SLRA4 SLRCONAbits.SLRA4 // bit 4
7993 #define SLRA5 SLRCONAbits.SLRA5 // bit 5
7995 #define SLRB4 SLRCONBbits.SLRB4 // bit 4
7996 #define SLRB5 SLRCONBbits.SLRB5 // bit 5
7997 #define SLRB6 SLRCONBbits.SLRB6 // bit 6
7998 #define SLRB7 SLRCONBbits.SLRB7 // bit 7
8000 #define SLRC0 SLRCONCbits.SLRC0 // bit 0
8001 #define SLRC1 SLRCONCbits.SLRC1 // bit 1
8002 #define SLRC2 SLRCONCbits.SLRC2 // bit 2
8003 #define SLRC3 SLRCONCbits.SLRC3 // bit 3
8004 #define SLRC4 SLRCONCbits.SLRC4 // bit 4
8005 #define SLRC5 SLRCONCbits.SLRC5 // bit 5
8006 #define SLRC6 SLRCONCbits.SLRC6 // bit 6
8007 #define SLRC7 SLRCONCbits.SLRC7 // bit 7
8009 #define C STATUSbits.C // bit 0
8010 #define DC STATUSbits.DC // bit 1
8011 #define Z STATUSbits.Z // bit 2
8012 #define NOT_PD STATUSbits.NOT_PD // bit 3
8013 #define NOT_TO STATUSbits.NOT_TO // bit 4
8015 #define C_SHAD STATUS_SHADbits.C_SHAD // bit 0
8016 #define DC_SHAD STATUS_SHADbits.DC_SHAD // bit 1
8017 #define Z_SHAD STATUS_SHADbits.Z_SHAD // bit 2
8019 #define T0CKIPPS0 T0CKIPPSbits.T0CKIPPS0 // bit 0
8020 #define T0CKIPPS1 T0CKIPPSbits.T0CKIPPS1 // bit 1
8021 #define T0CKIPPS2 T0CKIPPSbits.T0CKIPPS2 // bit 2
8022 #define T0CKIPPS3 T0CKIPPSbits.T0CKIPPS3 // bit 3
8023 #define T0CKIPPS4 T0CKIPPSbits.T0CKIPPS4 // bit 4
8025 #define T1CKIPPS0 T1CKIPPSbits.T1CKIPPS0 // bit 0
8026 #define T1CKIPPS1 T1CKIPPSbits.T1CKIPPS1 // bit 1
8027 #define T1CKIPPS2 T1CKIPPSbits.T1CKIPPS2 // bit 2
8028 #define T1CKIPPS3 T1CKIPPSbits.T1CKIPPS3 // bit 3
8029 #define T1CKIPPS4 T1CKIPPSbits.T1CKIPPS4 // bit 4
8031 #define TMR1ON T1CONbits.TMR1ON // bit 0
8032 #define NOT_T1SYNC T1CONbits.NOT_T1SYNC // bit 2
8033 #define T1OSCEN T1CONbits.T1OSCEN // bit 3
8034 #define T1CKPS0 T1CONbits.T1CKPS0 // bit 4
8035 #define T1CKPS1 T1CONbits.T1CKPS1 // bit 5
8036 #define TMR1CS0 T1CONbits.TMR1CS0 // bit 6
8037 #define TMR1CS1 T1CONbits.TMR1CS1 // bit 7
8039 #define T1GSS0 T1GCONbits.T1GSS0 // bit 0
8040 #define T1GSS1 T1GCONbits.T1GSS1 // bit 1
8041 #define T1GVAL T1GCONbits.T1GVAL // bit 2
8042 #define T1GGO_NOT_DONE T1GCONbits.T1GGO_NOT_DONE // bit 3, shadows bit in T1GCONbits
8043 #define T1GGO T1GCONbits.T1GGO // bit 3, shadows bit in T1GCONbits
8044 #define T1GSPM T1GCONbits.T1GSPM // bit 4
8045 #define T1GTM T1GCONbits.T1GTM // bit 5
8046 #define T1GPOL T1GCONbits.T1GPOL // bit 6
8047 #define TMR1GE T1GCONbits.TMR1GE // bit 7
8049 #define T1GPPS0 T1GPPSbits.T1GPPS0 // bit 0
8050 #define T1GPPS1 T1GPPSbits.T1GPPS1 // bit 1
8051 #define T1GPPS2 T1GPPSbits.T1GPPS2 // bit 2
8052 #define T1GPPS3 T1GPPSbits.T1GPPS3 // bit 3
8053 #define T1GPPS4 T1GPPSbits.T1GPPS4 // bit 4
8055 #define T2CKPS0 T2CONbits.T2CKPS0 // bit 0
8056 #define T2CKPS1 T2CONbits.T2CKPS1 // bit 1
8057 #define TMR2ON T2CONbits.TMR2ON // bit 2
8058 #define T2OUTPS0 T2CONbits.T2OUTPS0 // bit 3
8059 #define T2OUTPS1 T2CONbits.T2OUTPS1 // bit 4
8060 #define T2OUTPS2 T2CONbits.T2OUTPS2 // bit 5
8061 #define T2OUTPS3 T2CONbits.T2OUTPS3 // bit 6
8063 #define TRISA0 TRISAbits.TRISA0 // bit 0
8064 #define TRISA1 TRISAbits.TRISA1 // bit 1
8065 #define TRISA2 TRISAbits.TRISA2 // bit 2
8066 #define TRISA3 TRISAbits.TRISA3 // bit 3
8067 #define TRISA4 TRISAbits.TRISA4 // bit 4
8068 #define TRISA5 TRISAbits.TRISA5 // bit 5
8070 #define TRISB3 TRISBbits.TRISB3 // bit 4
8071 #define TRISB5 TRISBbits.TRISB5 // bit 5
8072 #define TRISB6 TRISBbits.TRISB6 // bit 6
8073 #define TRISB7 TRISBbits.TRISB7 // bit 7
8075 #define TRISC0 TRISCbits.TRISC0 // bit 0
8076 #define TRISC1 TRISCbits.TRISC1 // bit 1
8077 #define TRISC2 TRISCbits.TRISC2 // bit 2
8078 #define TRISC3 TRISCbits.TRISC3 // bit 3
8079 #define TRISC4 TRISCbits.TRISC4 // bit 4
8080 #define TRISC5 TRISCbits.TRISC5 // bit 5
8081 #define TRISC6 TRISCbits.TRISC6 // bit 6
8082 #define TRISC7 TRISCbits.TRISC7 // bit 7
8084 #define TX9D TXSTAbits.TX9D // bit 0
8085 #define TRMT TXSTAbits.TRMT // bit 1
8086 #define BRGH TXSTAbits.BRGH // bit 2
8087 #define SENDB TXSTAbits.SENDB // bit 3
8088 #define SYNC TXSTAbits.SYNC // bit 4
8089 #define TXEN TXSTAbits.TXEN // bit 5
8090 #define TX9 TXSTAbits.TX9 // bit 6
8091 #define CSRC TXSTAbits.CSRC // bit 7
8093 #define Reserved VREGCONbits.Reserved // bit 0
8094 #define VREGPM VREGCONbits.VREGPM // bit 1
8096 #define SWDTEN WDTCONbits.SWDTEN // bit 0
8097 #define WDTPS0 WDTCONbits.WDTPS0 // bit 1
8098 #define WDTPS1 WDTCONbits.WDTPS1 // bit 2
8099 #define WDTPS2 WDTCONbits.WDTPS2 // bit 3
8100 #define WDTPS3 WDTCONbits.WDTPS3 // bit 4
8101 #define WDTPS4 WDTCONbits.WDTPS4 // bit 5
8103 #define WPUA0 WPUAbits.WPUA0 // bit 0
8104 #define WPUA1 WPUAbits.WPUA1 // bit 1
8105 #define WPUA2 WPUAbits.WPUA2 // bit 2
8106 #define WPUA3 WPUAbits.WPUA3 // bit 3
8107 #define WPUA4 WPUAbits.WPUA4 // bit 4
8108 #define WPUA5 WPUAbits.WPUA5 // bit 5
8110 #define WPUB4 WPUBbits.WPUB4 // bit 4
8111 #define WPUB5 WPUBbits.WPUB5 // bit 5
8112 #define WPUB6 WPUBbits.WPUB6 // bit 6
8113 #define WPUB7 WPUBbits.WPUB7 // bit 7
8115 #define WPUC0 WPUCbits.WPUC0 // bit 0
8116 #define WPUC1 WPUCbits.WPUC1 // bit 1
8117 #define WPUC2 WPUCbits.WPUC2 // bit 2
8118 #define WPUC3 WPUCbits.WPUC3 // bit 3
8119 #define WPUC4 WPUCbits.WPUC4 // bit 4
8120 #define WPUC5 WPUCbits.WPUC5 // bit 5
8121 #define WPUC6 WPUCbits.WPUC6 // bit 6
8122 #define WPUC7 WPUCbits.WPUC7 // bit 7
8124 #endif // #ifndef NO_BIT_DEFINES
8126 #endif // #ifndef __PIC16F1578_H__