2 * This declarations of the PIC16F88 MCU.
4 * This file is part of the GNU PIC library for SDCC, originally
5 * created by Molnar Karoly <molnarkaroly@users.sf.net> 2016.
7 * This file is generated automatically by the cinc2h.pl, 2016-04-13 17:22:56 UTC.
9 * SDCC is licensed under the GNU Public license (GPL) v2. Note that
10 * this license covers the code to the compiler and other executables,
11 * but explicitly does not cover any code or objects generated by sdcc.
13 * For pic device libraries and header files which are derived from
14 * Microchip header (.inc) and linker script (.lkr) files Microchip
15 * requires that "The header files should state that they are only to be
16 * used with authentic Microchip devices" which makes them incompatible
17 * with the GPL. Pic device libraries and header files are located at
18 * non-free/lib and non-free/include directories respectively.
19 * Sdcc should be run with the --use-non-free command line option in
20 * order to include non-free header files and libraries.
22 * See http://sdcc.sourceforge.net/ for the latest information on sdcc.
25 #ifndef __PIC16F88_H__
26 #define __PIC16F88_H__
28 //==============================================================================
32 //==============================================================================
34 #ifndef NO_ADDR_DEFINES
36 #define INDF_ADDR 0x0000
37 #define TMR0_ADDR 0x0001
38 #define PCL_ADDR 0x0002
39 #define STATUS_ADDR 0x0003
40 #define FSR_ADDR 0x0004
41 #define PORTA_ADDR 0x0005
42 #define PORTB_ADDR 0x0006
43 #define PCLATH_ADDR 0x000A
44 #define INTCON_ADDR 0x000B
45 #define PIR1_ADDR 0x000C
46 #define PIR2_ADDR 0x000D
47 #define TMR1_ADDR 0x000E
48 #define TMR1L_ADDR 0x000E
49 #define TMR1H_ADDR 0x000F
50 #define T1CON_ADDR 0x0010
51 #define TMR2_ADDR 0x0011
52 #define T2CON_ADDR 0x0012
53 #define SSPBUF_ADDR 0x0013
54 #define SSPCON_ADDR 0x0014
55 #define CCPR1_ADDR 0x0015
56 #define CCPR1L_ADDR 0x0015
57 #define CCPR1H_ADDR 0x0016
58 #define CCP1CON_ADDR 0x0017
59 #define RCSTA_ADDR 0x0018
60 #define TXREG_ADDR 0x0019
61 #define RCREG_ADDR 0x001A
62 #define ADRESH_ADDR 0x001E
63 #define ADCON0_ADDR 0x001F
64 #define OPTION_REG_ADDR 0x0081
65 #define TRISA_ADDR 0x0085
66 #define TRISB_ADDR 0x0086
67 #define PIE1_ADDR 0x008C
68 #define PIE2_ADDR 0x008D
69 #define PCON_ADDR 0x008E
70 #define OSCCON_ADDR 0x008F
71 #define OSCTUNE_ADDR 0x0090
72 #define PR2_ADDR 0x0092
73 #define SSPADD_ADDR 0x0093
74 #define SSPSTAT_ADDR 0x0094
75 #define TXSTA_ADDR 0x0098
76 #define SPBRG_ADDR 0x0099
77 #define ANSEL_ADDR 0x009B
78 #define CMCON_ADDR 0x009C
79 #define CVRCON_ADDR 0x009D
80 #define ADRESL_ADDR 0x009E
81 #define ADCON1_ADDR 0x009F
82 #define WDTCON_ADDR 0x0105
83 #define EEDATA_ADDR 0x010C
84 #define EEADR_ADDR 0x010D
85 #define EEDATH_ADDR 0x010E
86 #define EEADRH_ADDR 0x010F
87 #define EECON1_ADDR 0x018C
88 #define EECON2_ADDR 0x018D
90 #endif // #ifndef NO_ADDR_DEFINES
92 //==============================================================================
94 // Register Definitions
96 //==============================================================================
98 extern __at(0x0000) __sfr INDF
;
99 extern __at(0x0001) __sfr TMR0
;
100 extern __at(0x0002) __sfr PCL
;
102 //==============================================================================
105 extern __at(0x0003) __sfr STATUS
;
129 extern __at(0x0003) volatile __STATUSbits_t STATUSbits
;
140 //==============================================================================
142 extern __at(0x0004) __sfr FSR
;
144 //==============================================================================
147 extern __at(0x0005) __sfr PORTA
;
161 extern __at(0x0005) volatile __PORTAbits_t PORTAbits
;
172 //==============================================================================
175 //==============================================================================
178 extern __at(0x0006) __sfr PORTB
;
192 extern __at(0x0006) volatile __PORTBbits_t PORTBbits
;
203 //==============================================================================
205 extern __at(0x000A) __sfr PCLATH
;
207 //==============================================================================
210 extern __at(0x000B) __sfr INTCON
;
239 extern __at(0x000B) volatile __INTCONbits_t INTCONbits
;
252 //==============================================================================
255 //==============================================================================
258 extern __at(0x000C) __sfr PIR1
;
272 extern __at(0x000C) volatile __PIR1bits_t PIR1bits
;
282 //==============================================================================
285 //==============================================================================
288 extern __at(0x000D) __sfr PIR2
;
302 extern __at(0x000D) volatile __PIR2bits_t PIR2bits
;
308 //==============================================================================
310 extern __at(0x000E) __sfr TMR1
;
311 extern __at(0x000E) __sfr TMR1L
;
312 extern __at(0x000F) __sfr TMR1H
;
314 //==============================================================================
317 extern __at(0x0010) __sfr T1CON
;
325 unsigned NOT_T1SYNC
: 1;
326 unsigned T1OSCEN
: 1;
327 unsigned T1CKPS0
: 1;
328 unsigned T1CKPS1
: 1;
337 unsigned T1INSYNC
: 1;
353 extern __at(0x0010) volatile __T1CONbits_t T1CONbits
;
357 #define _NOT_T1SYNC 0x04
358 #define _T1INSYNC 0x04
359 #define _T1OSCEN 0x08
360 #define _T1CKPS0 0x10
361 #define _T1CKPS1 0x20
364 //==============================================================================
366 extern __at(0x0011) __sfr TMR2
;
368 //==============================================================================
371 extern __at(0x0012) __sfr T2CON
;
377 unsigned T2CKPS0
: 1;
378 unsigned T2CKPS1
: 1;
380 unsigned TOUTPS0
: 1;
381 unsigned TOUTPS1
: 1;
382 unsigned TOUTPS2
: 1;
383 unsigned TOUTPS3
: 1;
401 extern __at(0x0012) volatile __T2CONbits_t T2CONbits
;
403 #define _T2CKPS0 0x01
404 #define _T2CKPS1 0x02
406 #define _TOUTPS0 0x08
407 #define _TOUTPS1 0x10
408 #define _TOUTPS2 0x20
409 #define _TOUTPS3 0x40
411 //==============================================================================
413 extern __at(0x0013) __sfr SSPBUF
;
415 //==============================================================================
418 extern __at(0x0014) __sfr SSPCON
;
441 extern __at(0x0014) volatile __SSPCONbits_t SSPCONbits
;
452 //==============================================================================
454 extern __at(0x0015) __sfr CCPR1
;
455 extern __at(0x0015) __sfr CCPR1L
;
456 extern __at(0x0016) __sfr CCPR1H
;
458 //==============================================================================
461 extern __at(0x0017) __sfr CCP1CON
;
484 extern __at(0x0017) volatile __CCP1CONbits_t CCP1CONbits
;
493 //==============================================================================
496 //==============================================================================
499 extern __at(0x0018) __sfr RCSTA
;
535 unsigned NOT_RC8
: 1;
552 extern __at(0x0018) volatile __RCSTAbits_t RCSTAbits
;
563 #define _NOT_RC8 0x40
567 //==============================================================================
569 extern __at(0x0019) __sfr TXREG
;
570 extern __at(0x001A) __sfr RCREG
;
571 extern __at(0x001E) __sfr ADRESH
;
573 //==============================================================================
576 extern __at(0x001F) __sfr ADCON0
;
584 unsigned GO_NOT_DONE
: 1;
608 unsigned NOT_DONE
: 1;
620 unsigned GO_DONE
: 1;
642 extern __at(0x001F) volatile __ADCON0bits_t ADCON0bits
;
645 #define _GO_NOT_DONE 0x04
647 #define _NOT_DONE 0x04
648 #define _GO_DONE 0x04
655 //==============================================================================
658 //==============================================================================
661 extern __at(0x0081) __sfr OPTION_REG
;
674 unsigned NOT_RBPU
: 1;
682 } __OPTION_REGbits_t
;
684 extern __at(0x0081) volatile __OPTION_REGbits_t OPTION_REGbits
;
693 #define _NOT_RBPU 0x80
695 //==============================================================================
698 //==============================================================================
701 extern __at(0x0085) __sfr TRISA
;
715 extern __at(0x0085) volatile __TRISAbits_t TRISAbits
;
726 //==============================================================================
729 //==============================================================================
732 extern __at(0x0086) __sfr TRISB
;
746 extern __at(0x0086) volatile __TRISBbits_t TRISBbits
;
757 //==============================================================================
760 //==============================================================================
763 extern __at(0x008C) __sfr PIE1
;
777 extern __at(0x008C) volatile __PIE1bits_t PIE1bits
;
787 //==============================================================================
790 //==============================================================================
793 extern __at(0x008D) __sfr PIE2
;
807 extern __at(0x008D) volatile __PIE2bits_t PIE2bits
;
813 //==============================================================================
816 //==============================================================================
819 extern __at(0x008E) __sfr PCON
;
825 unsigned NOT_BOR
: 1;
826 unsigned NOT_POR
: 1;
848 extern __at(0x008E) volatile __PCONbits_t PCONbits
;
850 #define _NOT_BOR 0x01
852 #define _NOT_POR 0x02
854 //==============================================================================
857 //==============================================================================
860 extern __at(0x008F) __sfr OSCCON
;
890 extern __at(0x008F) volatile __OSCCONbits_t OSCCONbits
;
900 //==============================================================================
903 //==============================================================================
906 extern __at(0x0090) __sfr OSCTUNE
;
929 extern __at(0x0090) volatile __OSCTUNEbits_t OSCTUNEbits
;
938 //==============================================================================
940 extern __at(0x0092) __sfr PR2
;
941 extern __at(0x0093) __sfr SSPADD
;
943 //==============================================================================
946 extern __at(0x0094) __sfr SSPSTAT
;
954 unsigned R_NOT_W
: 1;
957 unsigned D_NOT_A
: 1;
967 unsigned I2C_START
: 1;
968 unsigned I2C_STOP
: 1;
978 unsigned I2C_READ
: 1;
981 unsigned I2C_DATA
: 1;
1002 unsigned NOT_WRITE
: 1;
1005 unsigned NOT_ADDRESS
: 1;
1026 unsigned READ_WRITE
: 1;
1029 unsigned DATA_ADDRESS
: 1;
1035 extern __at(0x0094) volatile __SSPSTATbits_t SSPSTATbits
;
1039 #define _R_NOT_W 0x04
1041 #define _I2C_READ 0x04
1043 #define _NOT_WRITE 0x04
1045 #define _READ_WRITE 0x04
1047 #define _I2C_START 0x08
1049 #define _I2C_STOP 0x10
1050 #define _D_NOT_A 0x20
1052 #define _I2C_DATA 0x20
1054 #define _NOT_ADDRESS 0x20
1056 #define _DATA_ADDRESS 0x20
1060 //==============================================================================
1063 //==============================================================================
1066 extern __at(0x0098) __sfr TXSTA
;
1090 unsigned NOT_TX8
: 1;
1107 extern __at(0x0098) volatile __TXSTAbits_t TXSTAbits
;
1116 #define _NOT_TX8 0x40
1120 //==============================================================================
1122 extern __at(0x0099) __sfr SPBRG
;
1124 //==============================================================================
1127 extern __at(0x009B) __sfr ANSEL
;
1150 extern __at(0x009B) volatile __ANSELbits_t ANSELbits
;
1160 //==============================================================================
1163 //==============================================================================
1166 extern __at(0x009C) __sfr CMCON
;
1189 extern __at(0x009C) volatile __CMCONbits_t CMCONbits
;
1200 //==============================================================================
1203 //==============================================================================
1206 extern __at(0x009D) __sfr CVRCON
;
1229 extern __at(0x009D) volatile __CVRCONbits_t CVRCONbits
;
1239 //==============================================================================
1241 extern __at(0x009E) __sfr ADRESL
;
1243 //==============================================================================
1246 extern __at(0x009F) __sfr ADCON1
;
1270 extern __at(0x009F) volatile __ADCON1bits_t ADCON1bits
;
1277 //==============================================================================
1280 //==============================================================================
1283 extern __at(0x0105) __sfr WDTCON
;
1289 unsigned SWDTEN
: 1;
1290 unsigned WDTPS0
: 1;
1291 unsigned WDTPS1
: 1;
1292 unsigned WDTPS2
: 1;
1293 unsigned WDTPS3
: 1;
1319 extern __at(0x0105) volatile __WDTCONbits_t WDTCONbits
;
1321 #define _SWDTEN 0x01
1323 #define _WDTPS0 0x02
1324 #define _WDTPS1 0x04
1325 #define _WDTPS2 0x08
1326 #define _WDTPS3 0x10
1328 //==============================================================================
1330 extern __at(0x010C) __sfr EEDATA
;
1331 extern __at(0x010D) __sfr EEADR
;
1332 extern __at(0x010E) __sfr EEDATH
;
1333 extern __at(0x010F) __sfr EEADRH
;
1335 //==============================================================================
1338 extern __at(0x018C) __sfr EECON1
;
1352 extern __at(0x018C) volatile __EECON1bits_t EECON1bits
;
1361 //==============================================================================
1363 extern __at(0x018D) __sfr EECON2
;
1365 //==============================================================================
1367 // Configuration Bits
1369 //==============================================================================
1371 #define _CONFIG1 0x2007
1372 #define _CONFIG2 0x2008
1374 //----------------------------- CONFIG1 Options -------------------------------
1376 #define _FOSC_LP 0x3FEC // LP oscillator.
1377 #define _LP_OSC 0x3FEC // LP oscillator.
1378 #define _FOSC_XT 0x3FED // XT oscillator.
1379 #define _XT_OSC 0x3FED // XT oscillator.
1380 #define _FOSC_HS 0x3FEE // HS oscillator.
1381 #define _HS_OSC 0x3FEE // HS oscillator.
1382 #define _FOSC_EC 0x3FEF // ECIO; port I/O function on RA6/OSC2/CLKO.
1383 #define _EXTCLK 0x3FEF // ECIO; port I/O function on RA6/OSC2/CLKO.
1384 #define _FOSC_INTOSCIO 0x3FFC // INTRC oscillator; port I/O function on both RA6/OSC2/CLKO pin and RA7/OSC1/CLKI pin.
1385 #define _INTRC_IO 0x3FFC // INTRC oscillator; port I/O function on both RA6/OSC2/CLKO pin and RA7/OSC1/CLKI pin.
1386 #define _FOSC_INTOSCCLK 0x3FFD // INTRC oscillator; CLKO function on RA6/OSC2/CLKO pin and port I/O function on RA7/OSC1/CLKI pin.
1387 #define _INTRC_CLKOUT 0x3FFD // INTRC oscillator; CLKO function on RA6/OSC2/CLKO pin and port I/O function on RA7/OSC1/CLKI pin.
1388 #define _FOSC_EXTRCIO 0x3FFE // EXTRC oscillator; port I/O function on RA6/OSC2/CLKO.
1389 #define _EXTRC_IO 0x3FFE // EXTRC oscillator; port I/O function on RA6/OSC2/CLKO.
1390 #define _FOSC_EXTRCCLK 0x3FFF // EXTRC oscillator; CLKO function on RA6/OSC2/CLKO.
1391 #define _EXTRC_CLKOUT 0x3FFF // EXTRC oscillator; CLKO function on RA6/OSC2/CLKO.
1392 #define _WDTE_OFF 0x3FFB // WDT disabled.
1393 #define _WDT_OFF 0x3FFB // WDT disabled.
1394 #define _WDTE_ON 0x3FFF // WDT enabled.
1395 #define _WDT_ON 0x3FFF // WDT enabled.
1396 #define _PWRTE_ON 0x3FF7 // PWRT enabled.
1397 #define _PWRTE_OFF 0x3FFF // PWRT disabled.
1398 #define _MCLRE_OFF 0x3FDF // RA5/MCLR/VPP pin function is digital I/O, MCLR internally tied to VDD.
1399 #define _MCLR_OFF 0x3FDF // RA5/MCLR/VPP pin function is digital I/O, MCLR internally tied to VDD.
1400 #define _MCLRE_ON 0x3FFF // RA5/MCLR/VPP pin function is MCLR.
1401 #define _MCLR_ON 0x3FFF // RA5/MCLR/VPP pin function is MCLR.
1402 #define _BOREN_OFF 0x3FBF // BOR disabled.
1403 #define _BODEN_OFF 0x3FBF // BOR disabled.
1404 #define _BOREN_ON 0x3FFF // BOR enabled.
1405 #define _BODEN_ON 0x3FFF // BOR enabled.
1406 #define _LVP_OFF 0x3F7F // RB3 is digital I/O, HV on MCLR must be used for programming.
1407 #define _LVP_ON 0x3FFF // RB3/PGM pin has PGM function, Low-Voltage Programming enabled.
1408 #define _CPD_ON 0x3EFF // Data EE memory code-protected.
1409 #define _CPD_OFF 0x3FFF // Code protection off.
1410 #define _WRT_ALL 0x39FF // 0000h to 0FFFh write-protected.
1411 #define _WRT_PROTECT_ALL 0x39FF // 0000h to 0FFFh write-protected.
1412 #define _WRT_2048 0x3BFF // 0000h to 07FFh write-protected, 0800h to 0FFFh may be modified by EECON control.
1413 #define _WRT_PROTECT_2048 0x3BFF // 0000h to 07FFh write-protected, 0800h to 0FFFh may be modified by EECON control.
1414 #define _WRT_256 0x3DFF // 0000h to 00FFh write-protected, 0100h to 0FFFh may be modified by EECON control.
1415 #define _WRT_PROTECT_256 0x3DFF // 0000h to 00FFh write-protected, 0100h to 0FFFh may be modified by EECON control.
1416 #define _WRT_OFF 0x3FFF // Write protection off.
1417 #define _WRT_PROTECT_OFF 0x3FFF // Write protection off.
1418 #define _DEBUG_ON 0x37FF // In-Circuit Debugger enabled, RB6 and RB7 are dedicated to the debugger.
1419 #define _DEBUG_OFF 0x3FFF // In-Circuit Debugger disabled, RB6 and RB7 are general purpose I/O pins.
1420 #define _CCPMX_RB3 0x2FFF // CCP1 function on RB3.
1421 #define _CCP1_RB3 0x2FFF // CCP1 function on RB3.
1422 #define _CCPMX_RB0 0x3FFF // CCP1 function on RB0.
1423 #define _CCP1_RB0 0x3FFF // CCP1 function on RB0.
1424 #define _CP_ON 0x1FFF // 0000h to 0FFFh code-protected (all protected).
1425 #define _CP_ALL 0x1FFF // 0000h to 0FFFh code-protected (all protected).
1426 #define _CP_OFF 0x3FFF // Code protection off.
1428 //----------------------------- CONFIG2 Options -------------------------------
1430 #define _FCMEN_OFF 0x3FFE // Fail-Safe Clock Monitor disabled.
1431 #define _FCMEN_ON 0x3FFF // Fail-Safe Clock Monitor enabled.
1432 #define _IESO_OFF 0x3FFD // Internal External Switchover mode disabled.
1433 #define _IESO_ON 0x3FFF // Internal External Switchover mode enabled.
1435 //==============================================================================
1437 #define _DEVID1 0x2006
1439 #define _IDLOC0 0x2000
1440 #define _IDLOC1 0x2001
1441 #define _IDLOC2 0x2002
1442 #define _IDLOC3 0x2003
1444 //==============================================================================
1446 #ifndef NO_BIT_DEFINES
1448 #define ADON ADCON0bits.ADON // bit 0
1449 #define GO_NOT_DONE ADCON0bits.GO_NOT_DONE // bit 2, shadows bit in ADCON0bits
1450 #define GO ADCON0bits.GO // bit 2, shadows bit in ADCON0bits
1451 #define NOT_DONE ADCON0bits.NOT_DONE // bit 2, shadows bit in ADCON0bits
1452 #define GO_DONE ADCON0bits.GO_DONE // bit 2, shadows bit in ADCON0bits
1453 #define CHS0 ADCON0bits.CHS0 // bit 3
1454 #define CHS1 ADCON0bits.CHS1 // bit 4
1455 #define CHS2 ADCON0bits.CHS2 // bit 5
1456 #define ADCS0 ADCON0bits.ADCS0 // bit 6
1457 #define ADCS1 ADCON0bits.ADCS1 // bit 7
1459 #define VCFG0 ADCON1bits.VCFG0 // bit 4
1460 #define VCFG1 ADCON1bits.VCFG1 // bit 5
1461 #define ADCS2 ADCON1bits.ADCS2 // bit 6
1462 #define ADFM ADCON1bits.ADFM // bit 7
1464 #define ANS0 ANSELbits.ANS0 // bit 0
1465 #define ANS1 ANSELbits.ANS1 // bit 1
1466 #define ANS2 ANSELbits.ANS2 // bit 2
1467 #define ANS3 ANSELbits.ANS3 // bit 3
1468 #define ANS4 ANSELbits.ANS4 // bit 4
1469 #define ANS5 ANSELbits.ANS5 // bit 5
1470 #define ANS6 ANSELbits.ANS6 // bit 6
1472 #define CCP1M0 CCP1CONbits.CCP1M0 // bit 0
1473 #define CCP1M1 CCP1CONbits.CCP1M1 // bit 1
1474 #define CCP1M2 CCP1CONbits.CCP1M2 // bit 2
1475 #define CCP1M3 CCP1CONbits.CCP1M3 // bit 3
1476 #define CCP1Y CCP1CONbits.CCP1Y // bit 4
1477 #define CCP1X CCP1CONbits.CCP1X // bit 5
1479 #define CM0 CMCONbits.CM0 // bit 0
1480 #define CM1 CMCONbits.CM1 // bit 1
1481 #define CM2 CMCONbits.CM2 // bit 2
1482 #define CIS CMCONbits.CIS // bit 3
1483 #define C1INV CMCONbits.C1INV // bit 4
1484 #define C2INV CMCONbits.C2INV // bit 5
1485 #define C1OUT CMCONbits.C1OUT // bit 6
1486 #define C2OUT CMCONbits.C2OUT // bit 7
1488 #define CVR0 CVRCONbits.CVR0 // bit 0
1489 #define CVR1 CVRCONbits.CVR1 // bit 1
1490 #define CVR2 CVRCONbits.CVR2 // bit 2
1491 #define CVR3 CVRCONbits.CVR3 // bit 3
1492 #define CVRR CVRCONbits.CVRR // bit 5
1493 #define CVROE CVRCONbits.CVROE // bit 6
1494 #define CVREN CVRCONbits.CVREN // bit 7
1496 #define RD EECON1bits.RD // bit 0
1497 #define WR EECON1bits.WR // bit 1
1498 #define WREN EECON1bits.WREN // bit 2
1499 #define WRERR EECON1bits.WRERR // bit 3
1500 #define FREE EECON1bits.FREE // bit 4
1501 #define EEPGD EECON1bits.EEPGD // bit 7
1503 #define RBIF INTCONbits.RBIF // bit 0
1504 #define INT0IF INTCONbits.INT0IF // bit 1, shadows bit in INTCONbits
1505 #define INTF INTCONbits.INTF // bit 1, shadows bit in INTCONbits
1506 #define TMR0IF INTCONbits.TMR0IF // bit 2
1507 #define RBIE INTCONbits.RBIE // bit 3
1508 #define INT0IE INTCONbits.INT0IE // bit 4, shadows bit in INTCONbits
1509 #define INTE INTCONbits.INTE // bit 4, shadows bit in INTCONbits
1510 #define TMR0IE INTCONbits.TMR0IE // bit 5
1511 #define PEIE INTCONbits.PEIE // bit 6
1512 #define GIE INTCONbits.GIE // bit 7
1514 #define PS0 OPTION_REGbits.PS0 // bit 0
1515 #define PS1 OPTION_REGbits.PS1 // bit 1
1516 #define PS2 OPTION_REGbits.PS2 // bit 2
1517 #define PSA OPTION_REGbits.PSA // bit 3
1518 #define T0SE OPTION_REGbits.T0SE // bit 4
1519 #define T0CS OPTION_REGbits.T0CS // bit 5
1520 #define INTEDG OPTION_REGbits.INTEDG // bit 6
1521 #define NOT_RBPU OPTION_REGbits.NOT_RBPU // bit 7
1523 #define SCS0 OSCCONbits.SCS0 // bit 0
1524 #define SCS1 OSCCONbits.SCS1 // bit 1
1525 #define IOFS OSCCONbits.IOFS // bit 2
1526 #define OSTS OSCCONbits.OSTS // bit 3
1527 #define IRCF0 OSCCONbits.IRCF0 // bit 4
1528 #define IRCF1 OSCCONbits.IRCF1 // bit 5
1529 #define IRCF2 OSCCONbits.IRCF2 // bit 6
1531 #define TUN0 OSCTUNEbits.TUN0 // bit 0
1532 #define TUN1 OSCTUNEbits.TUN1 // bit 1
1533 #define TUN2 OSCTUNEbits.TUN2 // bit 2
1534 #define TUN3 OSCTUNEbits.TUN3 // bit 3
1535 #define TUN4 OSCTUNEbits.TUN4 // bit 4
1536 #define TUN5 OSCTUNEbits.TUN5 // bit 5
1538 #define NOT_BOR PCONbits.NOT_BOR // bit 0, shadows bit in PCONbits
1539 #define NOT_BO PCONbits.NOT_BO // bit 0, shadows bit in PCONbits
1540 #define NOT_POR PCONbits.NOT_POR // bit 1
1542 #define TMR1IE PIE1bits.TMR1IE // bit 0
1543 #define TMR2IE PIE1bits.TMR2IE // bit 1
1544 #define CCP1IE PIE1bits.CCP1IE // bit 2
1545 #define SSPIE PIE1bits.SSPIE // bit 3
1546 #define TXIE PIE1bits.TXIE // bit 4
1547 #define RCIE PIE1bits.RCIE // bit 5
1548 #define ADIE PIE1bits.ADIE // bit 6
1550 #define EEIE PIE2bits.EEIE // bit 4
1551 #define CMIE PIE2bits.CMIE // bit 6
1552 #define OSFIE PIE2bits.OSFIE // bit 7
1554 #define TMR1IF PIR1bits.TMR1IF // bit 0
1555 #define TMR2IF PIR1bits.TMR2IF // bit 1
1556 #define CCP1IF PIR1bits.CCP1IF // bit 2
1557 #define SSPIF PIR1bits.SSPIF // bit 3
1558 #define TXIF PIR1bits.TXIF // bit 4
1559 #define RCIF PIR1bits.RCIF // bit 5
1560 #define ADIF PIR1bits.ADIF // bit 6
1562 #define EEIF PIR2bits.EEIF // bit 4
1563 #define CMIF PIR2bits.CMIF // bit 6
1564 #define OSFIF PIR2bits.OSFIF // bit 7
1566 #define RA0 PORTAbits.RA0 // bit 0
1567 #define RA1 PORTAbits.RA1 // bit 1
1568 #define RA2 PORTAbits.RA2 // bit 2
1569 #define RA3 PORTAbits.RA3 // bit 3
1570 #define RA4 PORTAbits.RA4 // bit 4
1571 #define RA5 PORTAbits.RA5 // bit 5
1572 #define RA6 PORTAbits.RA6 // bit 6
1573 #define RA7 PORTAbits.RA7 // bit 7
1575 #define RB0 PORTBbits.RB0 // bit 0
1576 #define RB1 PORTBbits.RB1 // bit 1
1577 #define RB2 PORTBbits.RB2 // bit 2
1578 #define RB3 PORTBbits.RB3 // bit 3
1579 #define RB4 PORTBbits.RB4 // bit 4
1580 #define RB5 PORTBbits.RB5 // bit 5
1581 #define RB6 PORTBbits.RB6 // bit 6
1582 #define RB7 PORTBbits.RB7 // bit 7
1584 #define RX9D RCSTAbits.RX9D // bit 0, shadows bit in RCSTAbits
1585 #define RCD8 RCSTAbits.RCD8 // bit 0, shadows bit in RCSTAbits
1586 #define OERR RCSTAbits.OERR // bit 1
1587 #define FERR RCSTAbits.FERR // bit 2
1588 #define ADDEN RCSTAbits.ADDEN // bit 3
1589 #define CREN RCSTAbits.CREN // bit 4
1590 #define SREN RCSTAbits.SREN // bit 5
1591 #define RX9 RCSTAbits.RX9 // bit 6, shadows bit in RCSTAbits
1592 #define RC9 RCSTAbits.RC9 // bit 6, shadows bit in RCSTAbits
1593 #define NOT_RC8 RCSTAbits.NOT_RC8 // bit 6, shadows bit in RCSTAbits
1594 #define RC8_9 RCSTAbits.RC8_9 // bit 6, shadows bit in RCSTAbits
1595 #define SPEN RCSTAbits.SPEN // bit 7
1597 #define SSPM0 SSPCONbits.SSPM0 // bit 0
1598 #define SSPM1 SSPCONbits.SSPM1 // bit 1
1599 #define SSPM2 SSPCONbits.SSPM2 // bit 2
1600 #define SSPM3 SSPCONbits.SSPM3 // bit 3
1601 #define CKP SSPCONbits.CKP // bit 4
1602 #define SSPEN SSPCONbits.SSPEN // bit 5
1603 #define SSPOV SSPCONbits.SSPOV // bit 6
1604 #define WCOL SSPCONbits.WCOL // bit 7
1606 #define BF SSPSTATbits.BF // bit 0
1607 #define UA SSPSTATbits.UA // bit 1
1608 #define R_NOT_W SSPSTATbits.R_NOT_W // bit 2, shadows bit in SSPSTATbits
1609 #define R SSPSTATbits.R // bit 2, shadows bit in SSPSTATbits
1610 #define I2C_READ SSPSTATbits.I2C_READ // bit 2, shadows bit in SSPSTATbits
1611 #define NOT_W SSPSTATbits.NOT_W // bit 2, shadows bit in SSPSTATbits
1612 #define NOT_WRITE SSPSTATbits.NOT_WRITE // bit 2, shadows bit in SSPSTATbits
1613 #define R_W SSPSTATbits.R_W // bit 2, shadows bit in SSPSTATbits
1614 #define READ_WRITE SSPSTATbits.READ_WRITE // bit 2, shadows bit in SSPSTATbits
1615 #define S SSPSTATbits.S // bit 3, shadows bit in SSPSTATbits
1616 #define I2C_START SSPSTATbits.I2C_START // bit 3, shadows bit in SSPSTATbits
1617 #define P SSPSTATbits.P // bit 4, shadows bit in SSPSTATbits
1618 #define I2C_STOP SSPSTATbits.I2C_STOP // bit 4, shadows bit in SSPSTATbits
1619 #define D_NOT_A SSPSTATbits.D_NOT_A // bit 5, shadows bit in SSPSTATbits
1620 #define D SSPSTATbits.D // bit 5, shadows bit in SSPSTATbits
1621 #define I2C_DATA SSPSTATbits.I2C_DATA // bit 5, shadows bit in SSPSTATbits
1622 #define NOT_A SSPSTATbits.NOT_A // bit 5, shadows bit in SSPSTATbits
1623 #define NOT_ADDRESS SSPSTATbits.NOT_ADDRESS // bit 5, shadows bit in SSPSTATbits
1624 #define D_A SSPSTATbits.D_A // bit 5, shadows bit in SSPSTATbits
1625 #define DATA_ADDRESS SSPSTATbits.DATA_ADDRESS // bit 5, shadows bit in SSPSTATbits
1626 #define CKE SSPSTATbits.CKE // bit 6
1627 #define SMP SSPSTATbits.SMP // bit 7
1629 #define C STATUSbits.C // bit 0
1630 #define DC STATUSbits.DC // bit 1
1631 #define Z STATUSbits.Z // bit 2
1632 #define NOT_PD STATUSbits.NOT_PD // bit 3
1633 #define NOT_TO STATUSbits.NOT_TO // bit 4
1634 #define RP0 STATUSbits.RP0 // bit 5
1635 #define RP1 STATUSbits.RP1 // bit 6
1636 #define IRP STATUSbits.IRP // bit 7
1638 #define TMR1ON T1CONbits.TMR1ON // bit 0
1639 #define TMR1CS T1CONbits.TMR1CS // bit 1
1640 #define NOT_T1SYNC T1CONbits.NOT_T1SYNC // bit 2, shadows bit in T1CONbits
1641 #define T1INSYNC T1CONbits.T1INSYNC // bit 2, shadows bit in T1CONbits
1642 #define T1OSCEN T1CONbits.T1OSCEN // bit 3
1643 #define T1CKPS0 T1CONbits.T1CKPS0 // bit 4
1644 #define T1CKPS1 T1CONbits.T1CKPS1 // bit 5
1645 #define T1RUN T1CONbits.T1RUN // bit 6
1647 #define T2CKPS0 T2CONbits.T2CKPS0 // bit 0
1648 #define T2CKPS1 T2CONbits.T2CKPS1 // bit 1
1649 #define TMR2ON T2CONbits.TMR2ON // bit 2
1650 #define TOUTPS0 T2CONbits.TOUTPS0 // bit 3
1651 #define TOUTPS1 T2CONbits.TOUTPS1 // bit 4
1652 #define TOUTPS2 T2CONbits.TOUTPS2 // bit 5
1653 #define TOUTPS3 T2CONbits.TOUTPS3 // bit 6
1655 #define TRISA0 TRISAbits.TRISA0 // bit 0
1656 #define TRISA1 TRISAbits.TRISA1 // bit 1
1657 #define TRISA2 TRISAbits.TRISA2 // bit 2
1658 #define TRISA3 TRISAbits.TRISA3 // bit 3
1659 #define TRISA4 TRISAbits.TRISA4 // bit 4
1660 #define TRISA5 TRISAbits.TRISA5 // bit 5
1661 #define TRISA6 TRISAbits.TRISA6 // bit 6
1662 #define TRISA7 TRISAbits.TRISA7 // bit 7
1664 #define TRISB0 TRISBbits.TRISB0 // bit 0
1665 #define TRISB1 TRISBbits.TRISB1 // bit 1
1666 #define TRISB2 TRISBbits.TRISB2 // bit 2
1667 #define TRISB3 TRISBbits.TRISB3 // bit 3
1668 #define TRISB4 TRISBbits.TRISB4 // bit 4
1669 #define TRISB5 TRISBbits.TRISB5 // bit 5
1670 #define TRISB6 TRISBbits.TRISB6 // bit 6
1671 #define TRISB7 TRISBbits.TRISB7 // bit 7
1673 #define TX9D TXSTAbits.TX9D // bit 0, shadows bit in TXSTAbits
1674 #define TXD8 TXSTAbits.TXD8 // bit 0, shadows bit in TXSTAbits
1675 #define TRMT TXSTAbits.TRMT // bit 1
1676 #define BRGH TXSTAbits.BRGH // bit 2
1677 #define SYNC TXSTAbits.SYNC // bit 4
1678 #define TXEN TXSTAbits.TXEN // bit 5
1679 #define TX9 TXSTAbits.TX9 // bit 6, shadows bit in TXSTAbits
1680 #define NOT_TX8 TXSTAbits.NOT_TX8 // bit 6, shadows bit in TXSTAbits
1681 #define TX8_9 TXSTAbits.TX8_9 // bit 6, shadows bit in TXSTAbits
1682 #define CSRC TXSTAbits.CSRC // bit 7
1684 #define SWDTEN WDTCONbits.SWDTEN // bit 0, shadows bit in WDTCONbits
1685 #define SWDTE WDTCONbits.SWDTE // bit 0, shadows bit in WDTCONbits
1686 #define WDTPS0 WDTCONbits.WDTPS0 // bit 1
1687 #define WDTPS1 WDTCONbits.WDTPS1 // bit 2
1688 #define WDTPS2 WDTCONbits.WDTPS2 // bit 3
1689 #define WDTPS3 WDTCONbits.WDTPS3 // bit 4
1691 #endif // #ifndef NO_BIT_DEFINES
1693 #endif // #ifndef __PIC16F88_H__