Timeout interrupt should be generated only when there is at least onymaster
[uart16550.git] / rtl / 
tree6254bcf7c3b9ee9b25c678c4cc34321da61dd7b8
drwxr-xr-x   ..
drwxr-xr-x - verilog-backup
drwxr-xr-x - verilog
drwxr-xr-x - vhdl