?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
melhorias.
[vutg.git] / src / gen / i_b.mem
blob9abd66d10758cbe867346edc57c826ade24a9774
1 00
2 FF
3 00
4 FF
5 R3
6 R4
7 R1
8 R1
9 R5
10 include_memory("teste.mem")
Verilog Unit Test generator