?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
sched: clean up wakeup balancing, move wake_affine()
[wrt350n-kernel.git] / drivers / video / geode / gx1fb_core.c
blobbb20a2289760bffea5e8064b65cd1ff709970f12
1 /*
2 * drivers/video/geode/gx1fb_core.c
3 * -- Geode GX1 framebuffer driver
4 *
5 * Copyright (C) 2005 Arcom Control Systems Ltd.
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or
10 * (at your option) any later version.
11 */
12
13 #include <linux/module.h>
14 #include <linux/kernel.h>
15 #include <linux/errno.h>
16 #include <linux/string.h>
17 #include <linux/mm.h>
18 #include <linux/slab.h>
19 #include <linux/delay.h>
20 #include <linux/fb.h>
21 #include <linux/init.h>
22 #include <linux/pci.h>
23
24 #include "geodefb.h"
25 #include "display_gx1.h"
26 #include "video_cs5530.h"
27
28 static char mode_option[32] = "640x480-16@60";
29 static int crt_option = 1;
30 static char panel_option[32] = "";
31
32 /* Modes relevant to the GX1 (taken from modedb.c) */
33 static const struct fb_videomode __initdata gx1_modedb[] = {
34 /* 640x480-60 VESA */
35 { NULL, 60, 640, 480, 39682, 48, 16, 33, 10, 96, 2,
36 0, FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
37 /* 640x480-75 VESA */
38 { NULL, 75, 640, 480, 31746, 120, 16, 16, 01, 64, 3,
39 0, FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
40 /* 640x480-85 VESA */
41 { NULL, 85, 640, 480, 27777, 80, 56, 25, 01, 56, 3,
42 0, FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
43 /* 800x600-60 VESA */
44 { NULL, 60, 800, 600, 25000, 88, 40, 23, 01, 128, 4,
45 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
46 FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
47 /* 800x600-75 VESA */
48 { NULL, 75, 800, 600, 20202, 160, 16, 21, 01, 80, 3,
49 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
50 FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
51 /* 800x600-85 VESA */
52 { NULL, 85, 800, 600, 17761, 152, 32, 27, 01, 64, 3,
53 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
54 FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
55 /* 1024x768-60 VESA */
56 { NULL, 60, 1024, 768, 15384, 160, 24, 29, 3, 136, 6,
57 0, FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
58 /* 1024x768-75 VESA */
59 { NULL, 75, 1024, 768, 12690, 176, 16, 28, 1, 96, 3,
60 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
61 FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
62 /* 1024x768-85 VESA */
63 { NULL, 85, 1024, 768, 10582, 208, 48, 36, 1, 96, 3,
64 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
65 FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
66 /* 1280x960-60 VESA */
67 { NULL, 60, 1280, 960, 9259, 312, 96, 36, 1, 112, 3,
68 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
69 FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
70 /* 1280x960-85 VESA */
71 { NULL, 85, 1280, 960, 6734, 224, 64, 47, 1, 160, 3,
72 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
73 FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
74 /* 1280x1024-60 VESA */
75 { NULL, 60, 1280, 1024, 9259, 248, 48, 38, 1, 112, 3,
76 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
77 FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
78 /* 1280x1024-75 VESA */
79 { NULL, 75, 1280, 1024, 7407, 248, 16, 38, 1, 144, 3,
80 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
81 FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
82 /* 1280x1024-85 VESA */
83 { NULL, 85, 1280, 1024, 6349, 224, 64, 44, 1, 160, 3,
84 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
85 FB_VMODE_NONINTERLACED, FB_MODE_IS_VESA },
86 };
87
88 static int gx1_line_delta(int xres, int bpp)
89 {
90 int line_delta = xres * (bpp >> 3);
91
92 if (line_delta > 2048)
93 line_delta = 4096;
94 else if (line_delta > 1024)
95 line_delta = 2048;
96 else
97 line_delta = 1024;
98 return line_delta;
99 }
100
101 static int gx1fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)
102 {
103 struct geodefb_par *par = info->par;
104
105 /* Maximum resolution is 1280x1024. */
106 if (var->xres > 1280 || var->yres > 1024)
107 return -EINVAL;
108
109 if (par->panel_x && (var->xres > par->panel_x || var->yres > par->panel_y))
110 return -EINVAL;
111
112 /* Only 16 bpp and 8 bpp is supported by the hardware. */
113 if (var->bits_per_pixel == 16) {
114 var->red.offset = 11; var->red.length = 5;
115 var->green.offset = 5; var->green.length = 6;
116 var->blue.offset = 0; var->blue.length = 5;
117 var->transp.offset = 0; var->transp.length = 0;
118 } else if (var->bits_per_pixel == 8) {
119 var->red.offset = 0; var->red.length = 8;
120 var->green.offset = 0; var->green.length = 8;
121 var->blue.offset = 0; var->blue.length = 8;
122 var->transp.offset = 0; var->transp.length = 0;
123 } else
124 return -EINVAL;
125
126 /* Enough video memory? */
127 if (gx1_line_delta(var->xres, var->bits_per_pixel) * var->yres > info->fix.smem_len)
128 return -EINVAL;
129
130 /* FIXME: Check timing parameters here? */
131
132 return 0;
133 }
134
135 static int gx1fb_set_par(struct fb_info *info)
136 {
137 struct geodefb_par *par = info->par;
138
139 if (info->var.bits_per_pixel == 16) {
140 info->fix.visual = FB_VISUAL_TRUECOLOR;
141 fb_dealloc_cmap(&info->cmap);
142 } else {
143 info->fix.visual = FB_VISUAL_PSEUDOCOLOR;
144 fb_alloc_cmap(&info->cmap, 1<<info->var.bits_per_pixel, 0);
145 }
146
147 info->fix.line_length = gx1_line_delta(info->var.xres, info->var.bits_per_pixel);
148
149 par->dc_ops->set_mode(info);
150
151 return 0;
152 }
153
154 static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)
155 {
156 chan &= 0xffff;
157 chan >>= 16 - bf->length;
158 return chan << bf->offset;
159 }
160
161 static int gx1fb_setcolreg(unsigned regno, unsigned red, unsigned green,
162 unsigned blue, unsigned transp,
163 struct fb_info *info)
164 {
165 struct geodefb_par *par = info->par;
166
167 if (info->var.grayscale) {
168 /* grayscale = 0.30*R + 0.59*G + 0.11*B */
169 red = green = blue = (red * 77 + green * 151 + blue * 28) >> 8;
170 }
171
172 /* Truecolor has hardware independent palette */
173 if (info->fix.visual == FB_VISUAL_TRUECOLOR) {
174 u32 *pal = info->pseudo_palette;
175 u32 v;
176
177 if (regno >= 16)
178 return -EINVAL;
179
180 v = chan_to_field(red, &info->var.red);
181 v |= chan_to_field(green, &info->var.green);
182 v |= chan_to_field(blue, &info->var.blue);
183
184 pal[regno] = v;
185 } else {
186 if (regno >= 256)
187 return -EINVAL;
188
189 par->dc_ops->set_palette_reg(info, regno, red, green, blue);
190 }
191
192 return 0;
193 }
194
195 static int gx1fb_blank(int blank_mode, struct fb_info *info)
196 {
197 struct geodefb_par *par = info->par;
198
199 return par->vid_ops->blank_display(info, blank_mode);
200 }
201
202 static int __init gx1fb_map_video_memory(struct fb_info *info, struct pci_dev *dev)
203 {
204 struct geodefb_par *par = info->par;
205 unsigned gx_base;
206 int fb_len;
207 int ret;
208
209 gx_base = gx1_gx_base();
210 if (!gx_base)
211 return -ENODEV;
212
213 ret = pci_enable_device(dev);
214 if (ret < 0)
215 return ret;
216
217 ret = pci_request_region(dev, 0, "gx1fb (video)");
218 if (ret < 0)
219 return ret;
220 par->vid_regs = ioremap(pci_resource_start(dev, 0),
221 pci_resource_len(dev, 0));
222 if (!par->vid_regs)
223 return -ENOMEM;
224
225 if (!request_mem_region(gx_base + 0x8300, 0x100, "gx1fb (display controller)"))
226 return -EBUSY;
227 par->dc_regs = ioremap(gx_base + 0x8300, 0x100);
228 if (!par->dc_regs)
229 return -ENOMEM;
230
231 if ((fb_len = gx1_frame_buffer_size()) < 0)
232 return -ENOMEM;
233 info->fix.smem_start = gx_base + 0x800000;
234 info->fix.smem_len = fb_len;
235 info->screen_base = ioremap(info->fix.smem_start, info->fix.smem_len);
236 if (!info->screen_base)
237 return -ENOMEM;
238
239 dev_info(&dev->dev, "%d Kibyte of video memory at 0x%lx\n",
240 info->fix.smem_len / 1024, info->fix.smem_start);
241
242 return 0;
243 }
244
245 static int parse_panel_option(struct fb_info *info)
246 {
247 struct geodefb_par *par = info->par;
248
249 if (strcmp(panel_option, "") != 0) {
250 int x, y;
251 char *s;
252 x = simple_strtol(panel_option, &s, 10);
253 if (!x)
254 return -EINVAL;
255 y = simple_strtol(s + 1, NULL, 10);
256 if (!y)
257 return -EINVAL;
258 par->panel_x = x;
259 par->panel_y = y;
260 }
261 return 0;
262 }
263
264 static struct fb_ops gx1fb_ops = {
265 .owner = THIS_MODULE,
266 .fb_check_var = gx1fb_check_var,
267 .fb_set_par = gx1fb_set_par,
268 .fb_setcolreg = gx1fb_setcolreg,
269 .fb_blank = gx1fb_blank,
270 /* No HW acceleration for now. */
271 .fb_fillrect = cfb_fillrect,
272 .fb_copyarea = cfb_copyarea,
273 .fb_imageblit = cfb_imageblit,
274 };
275
276 static struct fb_info * __init gx1fb_init_fbinfo(struct device *dev)
277 {
278 struct geodefb_par *par;
279 struct fb_info *info;
280
281 /* Alloc enough space for the pseudo palette. */
282 info = framebuffer_alloc(sizeof(struct geodefb_par) + sizeof(u32) * 16, dev);
283 if (!info)
284 return NULL;
285
286 par = info->par;
287
288 strcpy(info->fix.id, "GX1");
289
290 info->fix.type = FB_TYPE_PACKED_PIXELS;
291 info->fix.type_aux = 0;
292 info->fix.xpanstep = 0;
293 info->fix.ypanstep = 0;
294 info->fix.ywrapstep = 0;
295 info->fix.accel = FB_ACCEL_NONE;
296
297 info->var.nonstd = 0;
298 info->var.activate = FB_ACTIVATE_NOW;
299 info->var.height = -1;
300 info->var.width = -1;
301 info->var.accel_flags = 0;
302 info->var.vmode = FB_VMODE_NONINTERLACED;
303
304 info->fbops = &gx1fb_ops;
305 info->flags = FBINFO_DEFAULT;
306 info->node = -1;
307
308 info->pseudo_palette = (void *)par + sizeof(struct geodefb_par);
309
310 info->var.grayscale = 0;
311
312 /* CRT and panel options */
313 par->enable_crt = crt_option;
314 if (parse_panel_option(info) < 0)
315 printk(KERN_WARNING "gx1fb: invalid 'panel' option -- disabling flat panel\n");
316 if (!par->panel_x)
317 par->enable_crt = 1; /* fall back to CRT if no panel is specified */
318
319 return info;
320 }
321
322 static int __init gx1fb_probe(struct pci_dev *pdev, const struct pci_device_id *id)
323 {
324 struct geodefb_par *par;
325 struct fb_info *info;
326 int ret;
327
328 info = gx1fb_init_fbinfo(&pdev->dev);
329 if (!info)
330 return -ENOMEM;
331 par = info->par;
332
333 /* GX1 display controller and CS5530 video device */
334 par->dc_ops = &gx1_dc_ops;
335 par->vid_ops = &cs5530_vid_ops;
336
337 if ((ret = gx1fb_map_video_memory(info, pdev)) < 0) {
338 dev_err(&pdev->dev, "failed to map frame buffer or controller registers\n");
339 goto err;
340 }
341
342 ret = fb_find_mode(&info->var, info, mode_option,
343 gx1_modedb, ARRAY_SIZE(gx1_modedb), NULL, 16);
344 if (ret == 0 || ret == 4) {
345 dev_err(&pdev->dev, "could not find valid video mode\n");
346 ret = -EINVAL;
347 goto err;
348 }
349
350 /* Clear the frame buffer of garbage. */
351 memset_io(info->screen_base, 0, info->fix.smem_len);
352
353 gx1fb_check_var(&info->var, info);
354 gx1fb_set_par(info);
355
356 if (register_framebuffer(info) < 0) {
357 ret = -EINVAL;
358 goto err;
359 }
360 pci_set_drvdata(pdev, info);
361 printk(KERN_INFO "fb%d: %s frame buffer device\n", info->node, info->fix.id);
362 return 0;
363
364 err:
365 if (info->screen_base) {
366 iounmap(info->screen_base);
367 pci_release_region(pdev, 0);
368 }
369 if (par->vid_regs) {
370 iounmap(par->vid_regs);
371 pci_release_region(pdev, 1);
372 }
373 if (par->dc_regs) {
374 iounmap(par->dc_regs);
375 release_mem_region(gx1_gx_base() + 0x8300, 0x100);
376 }
377
378 if (info)
379 framebuffer_release(info);
380 return ret;
381 }
382
383 static void gx1fb_remove(struct pci_dev *pdev)
384 {
385 struct fb_info *info = pci_get_drvdata(pdev);
386 struct geodefb_par *par = info->par;
387
388 unregister_framebuffer(info);
389
390 iounmap((void __iomem *)info->screen_base);
391 pci_release_region(pdev, 0);
392
393 iounmap(par->vid_regs);
394 pci_release_region(pdev, 1);
395
396 iounmap(par->dc_regs);
397 release_mem_region(gx1_gx_base() + 0x8300, 0x100);
398
399 pci_set_drvdata(pdev, NULL);
400
401 framebuffer_release(info);
402 }
403
404 #ifndef MODULE
405 static void __init gx1fb_setup(char *options)
406 {
407 char *this_opt;
408
409 if (!options || !*options)
410 return;
411
412 while ((this_opt = strsep(&options, ","))) {
413 if (!*this_opt)
414 continue;
415
416 if (!strncmp(this_opt, "mode:", 5))
417 strlcpy(mode_option, this_opt + 5, sizeof(mode_option));
418 else if (!strncmp(this_opt, "crt:", 4))
419 crt_option = !!simple_strtoul(this_opt + 4, NULL, 0);
420 else if (!strncmp(this_opt, "panel:", 6))
421 strlcpy(panel_option, this_opt + 6, sizeof(panel_option));
422 else
423 strlcpy(mode_option, this_opt, sizeof(mode_option));
424 }
425 }
426 #endif
427
428 static struct pci_device_id gx1fb_id_table[] = {
429 { PCI_VENDOR_ID_CYRIX, PCI_DEVICE_ID_CYRIX_5530_VIDEO,
430 PCI_ANY_ID, PCI_ANY_ID, PCI_BASE_CLASS_DISPLAY << 16,
431 0xff0000, 0 },
432 { 0, }
433 };
434
435 MODULE_DEVICE_TABLE(pci, gx1fb_id_table);
436
437 static struct pci_driver gx1fb_driver = {
438 .name = "gx1fb",
439 .id_table = gx1fb_id_table,
440 .probe = gx1fb_probe,
441 .remove = gx1fb_remove,
442 };
443
444 static int __init gx1fb_init(void)
445 {
446 #ifndef MODULE
447 char *option = NULL;
448
449 if (fb_get_options("gx1fb", &option))
450 return -ENODEV;
451 gx1fb_setup(option);
452 #endif
453 return pci_register_driver(&gx1fb_driver);
454 }
455
456 static void __exit gx1fb_cleanup(void)
457 {
458 pci_unregister_driver(&gx1fb_driver);
459 }
460
461 module_init(gx1fb_init);
462 module_exit(gx1fb_cleanup);
463
464 module_param_string(mode, mode_option, sizeof(mode_option), 0444);
465 MODULE_PARM_DESC(mode, "video mode (<x>x<y>[-<bpp>][@<refr>])");
466
467 module_param_named(crt, crt_option, int, 0444);
468 MODULE_PARM_DESC(crt, "enable CRT output. 0 = off, 1 = on (default)");
469
470 module_param_string(panel, panel_option, sizeof(panel_option), 0444);
471 MODULE_PARM_DESC(panel, "size of attached flat panel (<x>x<y>)");
472
473 MODULE_DESCRIPTION("framebuffer driver for the AMD Geode GX1");
474 MODULE_LICENSE("GPL");
WRT350N Kernel Patches