x86: minor cleanup of comments in processor.h
[wrt350n-kernel.git] / lib / swiotlb.c
blob4bb5a11e18a289e6bcf3a89ca41b0a13fb0b40cc
1 /*
2 * Dynamic DMA mapping support.
4 * This implementation is a fallback for platforms that do not support
5 * I/O TLBs (aka DMA address translation hardware).
6 * Copyright (C) 2000 Asit Mallick <Asit.K.Mallick@intel.com>
7 * Copyright (C) 2000 Goutham Rao <goutham.rao@intel.com>
8 * Copyright (C) 2000, 2003 Hewlett-Packard Co
9 * David Mosberger-Tang <davidm@hpl.hp.com>
11 * 03/05/07 davidm Switch from PCI-DMA to generic device DMA API.
12 * 00/12/13 davidm Rename to swiotlb.c and add mark_clean() to avoid
13 * unnecessary i-cache flushing.
14 * 04/07/.. ak Better overflow handling. Assorted fixes.
15 * 05/09/10 linville Add support for syncing ranges, support syncing for
16 * DMA_BIDIRECTIONAL mappings, miscellaneous cleanup.
19 #include <linux/cache.h>
20 #include <linux/dma-mapping.h>
21 #include <linux/mm.h>
22 #include <linux/module.h>
23 #include <linux/spinlock.h>
24 #include <linux/string.h>
25 #include <linux/types.h>
26 #include <linux/ctype.h>
28 #include <asm/io.h>
29 #include <asm/dma.h>
30 #include <asm/scatterlist.h>
32 #include <linux/init.h>
33 #include <linux/bootmem.h>
35 #define OFFSET(val,align) ((unsigned long) \
36 ( (val) & ( (align) - 1)))
38 #define SG_ENT_VIRT_ADDRESS(sg) (sg_virt((sg)))
39 #define SG_ENT_PHYS_ADDRESS(sg) virt_to_bus(SG_ENT_VIRT_ADDRESS(sg))
42 * Maximum allowable number of contiguous slabs to map,
43 * must be a power of 2. What is the appropriate value ?
44 * The complexity of {map,unmap}_single is linearly dependent on this value.
46 #define IO_TLB_SEGSIZE 128
49 * log of the size of each IO TLB slab. The number of slabs is command line
50 * controllable.
52 #define IO_TLB_SHIFT 11
54 #define SLABS_PER_PAGE (1 << (PAGE_SHIFT - IO_TLB_SHIFT))
57 * Minimum IO TLB size to bother booting with. Systems with mainly
58 * 64bit capable cards will only lightly use the swiotlb. If we can't
59 * allocate a contiguous 1MB, we're probably in trouble anyway.
61 #define IO_TLB_MIN_SLABS ((1<<20) >> IO_TLB_SHIFT)
64 * Enumeration for sync targets
66 enum dma_sync_target {
67 SYNC_FOR_CPU = 0,
68 SYNC_FOR_DEVICE = 1,
71 int swiotlb_force;
74 * Used to do a quick range check in swiotlb_unmap_single and
75 * swiotlb_sync_single_*, to see if the memory was in fact allocated by this
76 * API.
78 static char *io_tlb_start, *io_tlb_end;
81 * The number of IO TLB blocks (in groups of 64) betweeen io_tlb_start and
82 * io_tlb_end. This is command line adjustable via setup_io_tlb_npages.
84 static unsigned long io_tlb_nslabs;
87 * When the IOMMU overflows we return a fallback buffer. This sets the size.
89 static unsigned long io_tlb_overflow = 32*1024;
91 void *io_tlb_overflow_buffer;
94 * This is a free list describing the number of free entries available from
95 * each index
97 static unsigned int *io_tlb_list;
98 static unsigned int io_tlb_index;
101 * We need to save away the original address corresponding to a mapped entry
102 * for the sync operations.
104 static unsigned char **io_tlb_orig_addr;
107 * Protect the above data structures in the map and unmap calls
109 static DEFINE_SPINLOCK(io_tlb_lock);
111 static int __init
112 setup_io_tlb_npages(char *str)
114 if (isdigit(*str)) {
115 io_tlb_nslabs = simple_strtoul(str, &str, 0);
116 /* avoid tail segment of size < IO_TLB_SEGSIZE */
117 io_tlb_nslabs = ALIGN(io_tlb_nslabs, IO_TLB_SEGSIZE);
119 if (*str == ',')
120 ++str;
121 if (!strcmp(str, "force"))
122 swiotlb_force = 1;
123 return 1;
125 __setup("swiotlb=", setup_io_tlb_npages);
126 /* make io_tlb_overflow tunable too? */
129 * Statically reserve bounce buffer space and initialize bounce buffer data
130 * structures for the software IO TLB used to implement the DMA API.
132 void __init
133 swiotlb_init_with_default_size(size_t default_size)
135 unsigned long i, bytes;
137 if (!io_tlb_nslabs) {
138 io_tlb_nslabs = (default_size >> IO_TLB_SHIFT);
139 io_tlb_nslabs = ALIGN(io_tlb_nslabs, IO_TLB_SEGSIZE);
142 bytes = io_tlb_nslabs << IO_TLB_SHIFT;
145 * Get IO TLB memory from the low pages
147 io_tlb_start = alloc_bootmem_low_pages(bytes);
148 if (!io_tlb_start)
149 panic("Cannot allocate SWIOTLB buffer");
150 io_tlb_end = io_tlb_start + bytes;
153 * Allocate and initialize the free list array. This array is used
154 * to find contiguous free memory regions of size up to IO_TLB_SEGSIZE
155 * between io_tlb_start and io_tlb_end.
157 io_tlb_list = alloc_bootmem(io_tlb_nslabs * sizeof(int));
158 for (i = 0; i < io_tlb_nslabs; i++)
159 io_tlb_list[i] = IO_TLB_SEGSIZE - OFFSET(i, IO_TLB_SEGSIZE);
160 io_tlb_index = 0;
161 io_tlb_orig_addr = alloc_bootmem(io_tlb_nslabs * sizeof(char *));
164 * Get the overflow emergency buffer
166 io_tlb_overflow_buffer = alloc_bootmem_low(io_tlb_overflow);
167 if (!io_tlb_overflow_buffer)
168 panic("Cannot allocate SWIOTLB overflow buffer!\n");
170 printk(KERN_INFO "Placing software IO TLB between 0x%lx - 0x%lx\n",
171 virt_to_bus(io_tlb_start), virt_to_bus(io_tlb_end));
174 void __init
175 swiotlb_init(void)
177 swiotlb_init_with_default_size(64 * (1<<20)); /* default to 64MB */
181 * Systems with larger DMA zones (those that don't support ISA) can
182 * initialize the swiotlb later using the slab allocator if needed.
183 * This should be just like above, but with some error catching.
186 swiotlb_late_init_with_default_size(size_t default_size)
188 unsigned long i, bytes, req_nslabs = io_tlb_nslabs;
189 unsigned int order;
191 if (!io_tlb_nslabs) {
192 io_tlb_nslabs = (default_size >> IO_TLB_SHIFT);
193 io_tlb_nslabs = ALIGN(io_tlb_nslabs, IO_TLB_SEGSIZE);
197 * Get IO TLB memory from the low pages
199 order = get_order(io_tlb_nslabs << IO_TLB_SHIFT);
200 io_tlb_nslabs = SLABS_PER_PAGE << order;
201 bytes = io_tlb_nslabs << IO_TLB_SHIFT;
203 while ((SLABS_PER_PAGE << order) > IO_TLB_MIN_SLABS) {
204 io_tlb_start = (char *)__get_free_pages(GFP_DMA | __GFP_NOWARN,
205 order);
206 if (io_tlb_start)
207 break;
208 order--;
211 if (!io_tlb_start)
212 goto cleanup1;
214 if (order != get_order(bytes)) {
215 printk(KERN_WARNING "Warning: only able to allocate %ld MB "
216 "for software IO TLB\n", (PAGE_SIZE << order) >> 20);
217 io_tlb_nslabs = SLABS_PER_PAGE << order;
218 bytes = io_tlb_nslabs << IO_TLB_SHIFT;
220 io_tlb_end = io_tlb_start + bytes;
221 memset(io_tlb_start, 0, bytes);
224 * Allocate and initialize the free list array. This array is used
225 * to find contiguous free memory regions of size up to IO_TLB_SEGSIZE
226 * between io_tlb_start and io_tlb_end.
228 io_tlb_list = (unsigned int *)__get_free_pages(GFP_KERNEL,
229 get_order(io_tlb_nslabs * sizeof(int)));
230 if (!io_tlb_list)
231 goto cleanup2;
233 for (i = 0; i < io_tlb_nslabs; i++)
234 io_tlb_list[i] = IO_TLB_SEGSIZE - OFFSET(i, IO_TLB_SEGSIZE);
235 io_tlb_index = 0;
237 io_tlb_orig_addr = (unsigned char **)__get_free_pages(GFP_KERNEL,
238 get_order(io_tlb_nslabs * sizeof(char *)));
239 if (!io_tlb_orig_addr)
240 goto cleanup3;
242 memset(io_tlb_orig_addr, 0, io_tlb_nslabs * sizeof(char *));
245 * Get the overflow emergency buffer
247 io_tlb_overflow_buffer = (void *)__get_free_pages(GFP_DMA,
248 get_order(io_tlb_overflow));
249 if (!io_tlb_overflow_buffer)
250 goto cleanup4;
252 printk(KERN_INFO "Placing %luMB software IO TLB between 0x%lx - "
253 "0x%lx\n", bytes >> 20,
254 virt_to_bus(io_tlb_start), virt_to_bus(io_tlb_end));
256 return 0;
258 cleanup4:
259 free_pages((unsigned long)io_tlb_orig_addr, get_order(io_tlb_nslabs *
260 sizeof(char *)));
261 io_tlb_orig_addr = NULL;
262 cleanup3:
263 free_pages((unsigned long)io_tlb_list, get_order(io_tlb_nslabs *
264 sizeof(int)));
265 io_tlb_list = NULL;
266 cleanup2:
267 io_tlb_end = NULL;
268 free_pages((unsigned long)io_tlb_start, order);
269 io_tlb_start = NULL;
270 cleanup1:
271 io_tlb_nslabs = req_nslabs;
272 return -ENOMEM;
275 static int
276 address_needs_mapping(struct device *hwdev, dma_addr_t addr)
278 dma_addr_t mask = 0xffffffff;
279 /* If the device has a mask, use it, otherwise default to 32 bits */
280 if (hwdev && hwdev->dma_mask)
281 mask = *hwdev->dma_mask;
282 return (addr & ~mask) != 0;
285 static inline unsigned int is_span_boundary(unsigned int index,
286 unsigned int nslots,
287 unsigned long offset_slots,
288 unsigned long max_slots)
290 unsigned long offset = (offset_slots + index) & (max_slots - 1);
291 return offset + nslots > max_slots;
295 * Allocates bounce buffer and returns its kernel virtual address.
297 static void *
298 map_single(struct device *hwdev, char *buffer, size_t size, int dir)
300 unsigned long flags;
301 char *dma_addr;
302 unsigned int nslots, stride, index, wrap;
303 int i;
304 unsigned long start_dma_addr;
305 unsigned long mask;
306 unsigned long offset_slots;
307 unsigned long max_slots;
309 mask = dma_get_seg_boundary(hwdev);
310 start_dma_addr = virt_to_bus(io_tlb_start) & mask;
312 offset_slots = ALIGN(start_dma_addr, 1 << IO_TLB_SHIFT) >> IO_TLB_SHIFT;
313 max_slots = ALIGN(mask + 1, 1 << IO_TLB_SHIFT) >> IO_TLB_SHIFT;
316 * For mappings greater than a page, we limit the stride (and
317 * hence alignment) to a page size.
319 nslots = ALIGN(size, 1 << IO_TLB_SHIFT) >> IO_TLB_SHIFT;
320 if (size > PAGE_SIZE)
321 stride = (1 << (PAGE_SHIFT - IO_TLB_SHIFT));
322 else
323 stride = 1;
325 BUG_ON(!nslots);
328 * Find suitable number of IO TLB entries size that will fit this
329 * request and allocate a buffer from that IO TLB pool.
331 spin_lock_irqsave(&io_tlb_lock, flags);
333 index = ALIGN(io_tlb_index, stride);
334 if (index >= io_tlb_nslabs)
335 index = 0;
337 while (is_span_boundary(index, nslots, offset_slots,
338 max_slots)) {
339 index += stride;
340 if (index >= io_tlb_nslabs)
341 index = 0;
343 wrap = index;
345 do {
347 * If we find a slot that indicates we have 'nslots'
348 * number of contiguous buffers, we allocate the
349 * buffers from that slot and mark the entries as '0'
350 * indicating unavailable.
352 if (io_tlb_list[index] >= nslots) {
353 int count = 0;
355 for (i = index; i < (int) (index + nslots); i++)
356 io_tlb_list[i] = 0;
357 for (i = index - 1; (OFFSET(i, IO_TLB_SEGSIZE) != IO_TLB_SEGSIZE -1) && io_tlb_list[i]; i--)
358 io_tlb_list[i] = ++count;
359 dma_addr = io_tlb_start + (index << IO_TLB_SHIFT);
362 * Update the indices to avoid searching in
363 * the next round.
365 io_tlb_index = ((index + nslots) < io_tlb_nslabs
366 ? (index + nslots) : 0);
368 goto found;
370 do {
371 index += stride;
372 if (index >= io_tlb_nslabs)
373 index = 0;
374 } while (is_span_boundary(index, nslots, offset_slots,
375 max_slots));
376 } while (index != wrap);
378 spin_unlock_irqrestore(&io_tlb_lock, flags);
379 return NULL;
381 found:
382 spin_unlock_irqrestore(&io_tlb_lock, flags);
385 * Save away the mapping from the original address to the DMA address.
386 * This is needed when we sync the memory. Then we sync the buffer if
387 * needed.
389 for (i = 0; i < nslots; i++)
390 io_tlb_orig_addr[index+i] = buffer + (i << IO_TLB_SHIFT);
391 if (dir == DMA_TO_DEVICE || dir == DMA_BIDIRECTIONAL)
392 memcpy(dma_addr, buffer, size);
394 return dma_addr;
398 * dma_addr is the kernel virtual address of the bounce buffer to unmap.
400 static void
401 unmap_single(struct device *hwdev, char *dma_addr, size_t size, int dir)
403 unsigned long flags;
404 int i, count, nslots = ALIGN(size, 1 << IO_TLB_SHIFT) >> IO_TLB_SHIFT;
405 int index = (dma_addr - io_tlb_start) >> IO_TLB_SHIFT;
406 char *buffer = io_tlb_orig_addr[index];
409 * First, sync the memory before unmapping the entry
411 if (buffer && ((dir == DMA_FROM_DEVICE) || (dir == DMA_BIDIRECTIONAL)))
413 * bounce... copy the data back into the original buffer * and
414 * delete the bounce buffer.
416 memcpy(buffer, dma_addr, size);
419 * Return the buffer to the free list by setting the corresponding
420 * entries to indicate the number of contigous entries available.
421 * While returning the entries to the free list, we merge the entries
422 * with slots below and above the pool being returned.
424 spin_lock_irqsave(&io_tlb_lock, flags);
426 count = ((index + nslots) < ALIGN(index + 1, IO_TLB_SEGSIZE) ?
427 io_tlb_list[index + nslots] : 0);
429 * Step 1: return the slots to the free list, merging the
430 * slots with superceeding slots
432 for (i = index + nslots - 1; i >= index; i--)
433 io_tlb_list[i] = ++count;
435 * Step 2: merge the returned slots with the preceding slots,
436 * if available (non zero)
438 for (i = index - 1; (OFFSET(i, IO_TLB_SEGSIZE) != IO_TLB_SEGSIZE -1) && io_tlb_list[i]; i--)
439 io_tlb_list[i] = ++count;
441 spin_unlock_irqrestore(&io_tlb_lock, flags);
444 static void
445 sync_single(struct device *hwdev, char *dma_addr, size_t size,
446 int dir, int target)
448 int index = (dma_addr - io_tlb_start) >> IO_TLB_SHIFT;
449 char *buffer = io_tlb_orig_addr[index];
451 buffer += ((unsigned long)dma_addr & ((1 << IO_TLB_SHIFT) - 1));
453 switch (target) {
454 case SYNC_FOR_CPU:
455 if (likely(dir == DMA_FROM_DEVICE || dir == DMA_BIDIRECTIONAL))
456 memcpy(buffer, dma_addr, size);
457 else
458 BUG_ON(dir != DMA_TO_DEVICE);
459 break;
460 case SYNC_FOR_DEVICE:
461 if (likely(dir == DMA_TO_DEVICE || dir == DMA_BIDIRECTIONAL))
462 memcpy(dma_addr, buffer, size);
463 else
464 BUG_ON(dir != DMA_FROM_DEVICE);
465 break;
466 default:
467 BUG();
471 void *
472 swiotlb_alloc_coherent(struct device *hwdev, size_t size,
473 dma_addr_t *dma_handle, gfp_t flags)
475 dma_addr_t dev_addr;
476 void *ret;
477 int order = get_order(size);
480 * XXX fix me: the DMA API should pass us an explicit DMA mask
481 * instead, or use ZONE_DMA32 (ia64 overloads ZONE_DMA to be a ~32
482 * bit range instead of a 16MB one).
484 flags |= GFP_DMA;
486 ret = (void *)__get_free_pages(flags, order);
487 if (ret && address_needs_mapping(hwdev, virt_to_bus(ret))) {
489 * The allocated memory isn't reachable by the device.
490 * Fall back on swiotlb_map_single().
492 free_pages((unsigned long) ret, order);
493 ret = NULL;
495 if (!ret) {
497 * We are either out of memory or the device can't DMA
498 * to GFP_DMA memory; fall back on
499 * swiotlb_map_single(), which will grab memory from
500 * the lowest available address range.
502 dma_addr_t handle;
503 handle = swiotlb_map_single(NULL, NULL, size, DMA_FROM_DEVICE);
504 if (swiotlb_dma_mapping_error(handle))
505 return NULL;
507 ret = bus_to_virt(handle);
510 memset(ret, 0, size);
511 dev_addr = virt_to_bus(ret);
513 /* Confirm address can be DMA'd by device */
514 if (address_needs_mapping(hwdev, dev_addr)) {
515 printk("hwdev DMA mask = 0x%016Lx, dev_addr = 0x%016Lx\n",
516 (unsigned long long)*hwdev->dma_mask,
517 (unsigned long long)dev_addr);
518 panic("swiotlb_alloc_coherent: allocated memory is out of "
519 "range for device");
521 *dma_handle = dev_addr;
522 return ret;
525 void
526 swiotlb_free_coherent(struct device *hwdev, size_t size, void *vaddr,
527 dma_addr_t dma_handle)
529 WARN_ON(irqs_disabled());
530 if (!(vaddr >= (void *)io_tlb_start
531 && vaddr < (void *)io_tlb_end))
532 free_pages((unsigned long) vaddr, get_order(size));
533 else
534 /* DMA_TO_DEVICE to avoid memcpy in unmap_single */
535 swiotlb_unmap_single (hwdev, dma_handle, size, DMA_TO_DEVICE);
538 static void
539 swiotlb_full(struct device *dev, size_t size, int dir, int do_panic)
542 * Ran out of IOMMU space for this operation. This is very bad.
543 * Unfortunately the drivers cannot handle this operation properly.
544 * unless they check for dma_mapping_error (most don't)
545 * When the mapping is small enough return a static buffer to limit
546 * the damage, or panic when the transfer is too big.
548 printk(KERN_ERR "DMA: Out of SW-IOMMU space for %zu bytes at "
549 "device %s\n", size, dev ? dev->bus_id : "?");
551 if (size > io_tlb_overflow && do_panic) {
552 if (dir == DMA_FROM_DEVICE || dir == DMA_BIDIRECTIONAL)
553 panic("DMA: Memory would be corrupted\n");
554 if (dir == DMA_TO_DEVICE || dir == DMA_BIDIRECTIONAL)
555 panic("DMA: Random memory would be DMAed\n");
560 * Map a single buffer of the indicated size for DMA in streaming mode. The
561 * physical address to use is returned.
563 * Once the device is given the dma address, the device owns this memory until
564 * either swiotlb_unmap_single or swiotlb_dma_sync_single is performed.
566 dma_addr_t
567 swiotlb_map_single(struct device *hwdev, void *ptr, size_t size, int dir)
569 dma_addr_t dev_addr = virt_to_bus(ptr);
570 void *map;
572 BUG_ON(dir == DMA_NONE);
574 * If the pointer passed in happens to be in the device's DMA window,
575 * we can safely return the device addr and not worry about bounce
576 * buffering it.
578 if (!address_needs_mapping(hwdev, dev_addr) && !swiotlb_force)
579 return dev_addr;
582 * Oh well, have to allocate and map a bounce buffer.
584 map = map_single(hwdev, ptr, size, dir);
585 if (!map) {
586 swiotlb_full(hwdev, size, dir, 1);
587 map = io_tlb_overflow_buffer;
590 dev_addr = virt_to_bus(map);
593 * Ensure that the address returned is DMA'ble
595 if (address_needs_mapping(hwdev, dev_addr))
596 panic("map_single: bounce buffer is not DMA'ble");
598 return dev_addr;
602 * Unmap a single streaming mode DMA translation. The dma_addr and size must
603 * match what was provided for in a previous swiotlb_map_single call. All
604 * other usages are undefined.
606 * After this call, reads by the cpu to the buffer are guaranteed to see
607 * whatever the device wrote there.
609 void
610 swiotlb_unmap_single(struct device *hwdev, dma_addr_t dev_addr, size_t size,
611 int dir)
613 char *dma_addr = bus_to_virt(dev_addr);
615 BUG_ON(dir == DMA_NONE);
616 if (dma_addr >= io_tlb_start && dma_addr < io_tlb_end)
617 unmap_single(hwdev, dma_addr, size, dir);
618 else if (dir == DMA_FROM_DEVICE)
619 dma_mark_clean(dma_addr, size);
623 * Make physical memory consistent for a single streaming mode DMA translation
624 * after a transfer.
626 * If you perform a swiotlb_map_single() but wish to interrogate the buffer
627 * using the cpu, yet do not wish to teardown the dma mapping, you must
628 * call this function before doing so. At the next point you give the dma
629 * address back to the card, you must first perform a
630 * swiotlb_dma_sync_for_device, and then the device again owns the buffer
632 static void
633 swiotlb_sync_single(struct device *hwdev, dma_addr_t dev_addr,
634 size_t size, int dir, int target)
636 char *dma_addr = bus_to_virt(dev_addr);
638 BUG_ON(dir == DMA_NONE);
639 if (dma_addr >= io_tlb_start && dma_addr < io_tlb_end)
640 sync_single(hwdev, dma_addr, size, dir, target);
641 else if (dir == DMA_FROM_DEVICE)
642 dma_mark_clean(dma_addr, size);
645 void
646 swiotlb_sync_single_for_cpu(struct device *hwdev, dma_addr_t dev_addr,
647 size_t size, int dir)
649 swiotlb_sync_single(hwdev, dev_addr, size, dir, SYNC_FOR_CPU);
652 void
653 swiotlb_sync_single_for_device(struct device *hwdev, dma_addr_t dev_addr,
654 size_t size, int dir)
656 swiotlb_sync_single(hwdev, dev_addr, size, dir, SYNC_FOR_DEVICE);
660 * Same as above, but for a sub-range of the mapping.
662 static void
663 swiotlb_sync_single_range(struct device *hwdev, dma_addr_t dev_addr,
664 unsigned long offset, size_t size,
665 int dir, int target)
667 char *dma_addr = bus_to_virt(dev_addr) + offset;
669 BUG_ON(dir == DMA_NONE);
670 if (dma_addr >= io_tlb_start && dma_addr < io_tlb_end)
671 sync_single(hwdev, dma_addr, size, dir, target);
672 else if (dir == DMA_FROM_DEVICE)
673 dma_mark_clean(dma_addr, size);
676 void
677 swiotlb_sync_single_range_for_cpu(struct device *hwdev, dma_addr_t dev_addr,
678 unsigned long offset, size_t size, int dir)
680 swiotlb_sync_single_range(hwdev, dev_addr, offset, size, dir,
681 SYNC_FOR_CPU);
684 void
685 swiotlb_sync_single_range_for_device(struct device *hwdev, dma_addr_t dev_addr,
686 unsigned long offset, size_t size, int dir)
688 swiotlb_sync_single_range(hwdev, dev_addr, offset, size, dir,
689 SYNC_FOR_DEVICE);
693 * Map a set of buffers described by scatterlist in streaming mode for DMA.
694 * This is the scatter-gather version of the above swiotlb_map_single
695 * interface. Here the scatter gather list elements are each tagged with the
696 * appropriate dma address and length. They are obtained via
697 * sg_dma_{address,length}(SG).
699 * NOTE: An implementation may be able to use a smaller number of
700 * DMA address/length pairs than there are SG table elements.
701 * (for example via virtual mapping capabilities)
702 * The routine returns the number of addr/length pairs actually
703 * used, at most nents.
705 * Device ownership issues as mentioned above for swiotlb_map_single are the
706 * same here.
709 swiotlb_map_sg(struct device *hwdev, struct scatterlist *sgl, int nelems,
710 int dir)
712 struct scatterlist *sg;
713 void *addr;
714 dma_addr_t dev_addr;
715 int i;
717 BUG_ON(dir == DMA_NONE);
719 for_each_sg(sgl, sg, nelems, i) {
720 addr = SG_ENT_VIRT_ADDRESS(sg);
721 dev_addr = virt_to_bus(addr);
722 if (swiotlb_force || address_needs_mapping(hwdev, dev_addr)) {
723 void *map = map_single(hwdev, addr, sg->length, dir);
724 if (!map) {
725 /* Don't panic here, we expect map_sg users
726 to do proper error handling. */
727 swiotlb_full(hwdev, sg->length, dir, 0);
728 swiotlb_unmap_sg(hwdev, sgl, i, dir);
729 sgl[0].dma_length = 0;
730 return 0;
732 sg->dma_address = virt_to_bus(map);
733 } else
734 sg->dma_address = dev_addr;
735 sg->dma_length = sg->length;
737 return nelems;
741 * Unmap a set of streaming mode DMA translations. Again, cpu read rules
742 * concerning calls here are the same as for swiotlb_unmap_single() above.
744 void
745 swiotlb_unmap_sg(struct device *hwdev, struct scatterlist *sgl, int nelems,
746 int dir)
748 struct scatterlist *sg;
749 int i;
751 BUG_ON(dir == DMA_NONE);
753 for_each_sg(sgl, sg, nelems, i) {
754 if (sg->dma_address != SG_ENT_PHYS_ADDRESS(sg))
755 unmap_single(hwdev, bus_to_virt(sg->dma_address),
756 sg->dma_length, dir);
757 else if (dir == DMA_FROM_DEVICE)
758 dma_mark_clean(SG_ENT_VIRT_ADDRESS(sg), sg->dma_length);
763 * Make physical memory consistent for a set of streaming mode DMA translations
764 * after a transfer.
766 * The same as swiotlb_sync_single_* but for a scatter-gather list, same rules
767 * and usage.
769 static void
770 swiotlb_sync_sg(struct device *hwdev, struct scatterlist *sgl,
771 int nelems, int dir, int target)
773 struct scatterlist *sg;
774 int i;
776 BUG_ON(dir == DMA_NONE);
778 for_each_sg(sgl, sg, nelems, i) {
779 if (sg->dma_address != SG_ENT_PHYS_ADDRESS(sg))
780 sync_single(hwdev, bus_to_virt(sg->dma_address),
781 sg->dma_length, dir, target);
782 else if (dir == DMA_FROM_DEVICE)
783 dma_mark_clean(SG_ENT_VIRT_ADDRESS(sg), sg->dma_length);
787 void
788 swiotlb_sync_sg_for_cpu(struct device *hwdev, struct scatterlist *sg,
789 int nelems, int dir)
791 swiotlb_sync_sg(hwdev, sg, nelems, dir, SYNC_FOR_CPU);
794 void
795 swiotlb_sync_sg_for_device(struct device *hwdev, struct scatterlist *sg,
796 int nelems, int dir)
798 swiotlb_sync_sg(hwdev, sg, nelems, dir, SYNC_FOR_DEVICE);
802 swiotlb_dma_mapping_error(dma_addr_t dma_addr)
804 return (dma_addr == virt_to_bus(io_tlb_overflow_buffer));
808 * Return whether the given device DMA address mask can be supported
809 * properly. For example, if your device can only drive the low 24-bits
810 * during bus mastering, then you would pass 0x00ffffff as the mask to
811 * this function.
814 swiotlb_dma_supported(struct device *hwdev, u64 mask)
816 return virt_to_bus(io_tlb_end - 1) <= mask;
819 EXPORT_SYMBOL(swiotlb_map_single);
820 EXPORT_SYMBOL(swiotlb_unmap_single);
821 EXPORT_SYMBOL(swiotlb_map_sg);
822 EXPORT_SYMBOL(swiotlb_unmap_sg);
823 EXPORT_SYMBOL(swiotlb_sync_single_for_cpu);
824 EXPORT_SYMBOL(swiotlb_sync_single_for_device);
825 EXPORT_SYMBOL_GPL(swiotlb_sync_single_range_for_cpu);
826 EXPORT_SYMBOL_GPL(swiotlb_sync_single_range_for_device);
827 EXPORT_SYMBOL(swiotlb_sync_sg_for_cpu);
828 EXPORT_SYMBOL(swiotlb_sync_sg_for_device);
829 EXPORT_SYMBOL(swiotlb_dma_mapping_error);
830 EXPORT_SYMBOL(swiotlb_alloc_coherent);
831 EXPORT_SYMBOL(swiotlb_free_coherent);
832 EXPORT_SYMBOL(swiotlb_dma_supported);