?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
x86: delay CPA self-test and repeat it
[wrt350n-kernel.git] / drivers / ata / pata_qdi.c
blob9f308ed76cc83fc3070469d491033d9f4ef92299
1 /*
2 * pata_qdi.c - QDI VLB ATA controllers
3 * (C) 2006 Red Hat <alan@redhat.com>
4 *
5 * This driver mostly exists as a proof of concept for non PCI devices under
6 * libata. While the QDI6580 was 'neat' in 1993 it is no longer terribly
7 * useful.
8 *
9 * Tuning code written from the documentation at
10 * http://www.ryston.cz/petr/vlb/qd6500.html
11 * http://www.ryston.cz/petr/vlb/qd6580.html
12 *
13 * Probe code based on drivers/ide/legacy/qd65xx.c
14 * Rewritten from the work of Colten Edwards <pje120@cs.usask.ca> by
15 * Samuel Thibault <samuel.thibault@fnac.net>
16 */
17
18 #include <linux/kernel.h>
19 #include <linux/module.h>
20 #include <linux/pci.h>
21 #include <linux/init.h>
22 #include <linux/blkdev.h>
23 #include <linux/delay.h>
24 #include <scsi/scsi_host.h>
25 #include <linux/libata.h>
26 #include <linux/platform_device.h>
27
28 #define DRV_NAME "pata_qdi"
29 #define DRV_VERSION "0.3.1"
30
31 #define NR_HOST 4 /* Two 6580s */
32
33 struct qdi_data {
34 unsigned long timing;
35 u8 clock[2];
36 u8 last;
37 int fast;
38 struct platform_device *platform_dev;
39
40 };
41
42 static struct ata_host *qdi_host[NR_HOST];
43 static struct qdi_data qdi_data[NR_HOST];
44 static int nr_qdi_host;
45
46 #ifdef MODULE
47 static int probe_qdi = 1;
48 #else
49 static int probe_qdi;
50 #endif
51
52 static void qdi6500_set_piomode(struct ata_port *ap, struct ata_device *adev)
53 {
54 struct ata_timing t;
55 struct qdi_data *qdi = ap->host->private_data;
56 int active, recovery;
57 u8 timing;
58
59 /* Get the timing data in cycles */
60 ata_timing_compute(adev, adev->pio_mode, &t, 30303, 1000);
61
62 if (qdi->fast) {
63 active = 8 - FIT(t.active, 1, 8);
64 recovery = 18 - FIT(t.recover, 3, 18);
65 } else {
66 active = 9 - FIT(t.active, 2, 9);
67 recovery = 15 - FIT(t.recover, 0, 15);
68 }
69 timing = (recovery << 4) | active | 0x08;
70
71 qdi->clock[adev->devno] = timing;
72
73 outb(timing, qdi->timing);
74 }
75
76 static void qdi6580_set_piomode(struct ata_port *ap, struct ata_device *adev)
77 {
78 struct ata_timing t;
79 struct qdi_data *qdi = ap->host->private_data;
80 int active, recovery;
81 u8 timing;
82
83 /* Get the timing data in cycles */
84 ata_timing_compute(adev, adev->pio_mode, &t, 30303, 1000);
85
86 if (qdi->fast) {
87 active = 8 - FIT(t.active, 1, 8);
88 recovery = 18 - FIT(t.recover, 3, 18);
89 } else {
90 active = 9 - FIT(t.active, 2, 9);
91 recovery = 15 - FIT(t.recover, 0, 15);
92 }
93 timing = (recovery << 4) | active | 0x08;
94
95 qdi->clock[adev->devno] = timing;
96
97 outb(timing, qdi->timing);
98
99 /* Clear the FIFO */
100 if (adev->class != ATA_DEV_ATA)
101 outb(0x5F, (qdi->timing & 0xFFF0) + 3);
102 }
103
104 /**
105 * qdi_qc_issue_prot - command issue
106 * @qc: command pending
107 *
108 * Called when the libata layer is about to issue a command. We wrap
109 * this interface so that we can load the correct ATA timings.
110 */
111
112 static unsigned int qdi_qc_issue_prot(struct ata_queued_cmd *qc)
113 {
114 struct ata_port *ap = qc->ap;
115 struct ata_device *adev = qc->dev;
116 struct qdi_data *qdi = ap->host->private_data;
117
118 if (qdi->clock[adev->devno] != qdi->last) {
119 if (adev->pio_mode) {
120 qdi->last = qdi->clock[adev->devno];
121 outb(qdi->clock[adev->devno], qdi->timing);
122 }
123 }
124 return ata_qc_issue_prot(qc);
125 }
126
127 static unsigned int qdi_data_xfer(struct ata_device *dev, unsigned char *buf,
128 unsigned int buflen, int rw)
129 {
130 if (ata_id_has_dword_io(dev->id)) {
131 struct ata_port *ap = dev->link->ap;
132 int slop = buflen & 3;
133
134 if (rw == READ)
135 ioread32_rep(ap->ioaddr.data_addr, buf, buflen >> 2);
136 else
137 iowrite32_rep(ap->ioaddr.data_addr, buf, buflen >> 2);
138
139 if (unlikely(slop)) {
140 u32 pad;
141 if (rw == READ) {
142 pad = cpu_to_le32(ioread32(ap->ioaddr.data_addr));
143 memcpy(buf + buflen - slop, &pad, slop);
144 } else {
145 memcpy(&pad, buf + buflen - slop, slop);
146 iowrite32(le32_to_cpu(pad), ap->ioaddr.data_addr);
147 }
148 buflen += 4 - slop;
149 }
150 } else
151 buflen = ata_data_xfer(dev, buf, buflen, rw);
152
153 return buflen;
154 }
155
156 static struct scsi_host_template qdi_sht = {
157 .module = THIS_MODULE,
158 .name = DRV_NAME,
159 .ioctl = ata_scsi_ioctl,
160 .queuecommand = ata_scsi_queuecmd,
161 .can_queue = ATA_DEF_QUEUE,
162 .this_id = ATA_SHT_THIS_ID,
163 .sg_tablesize = LIBATA_MAX_PRD,
164 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
165 .emulated = ATA_SHT_EMULATED,
166 .use_clustering = ATA_SHT_USE_CLUSTERING,
167 .proc_name = DRV_NAME,
168 .dma_boundary = ATA_DMA_BOUNDARY,
169 .slave_configure = ata_scsi_slave_config,
170 .slave_destroy = ata_scsi_slave_destroy,
171 .bios_param = ata_std_bios_param,
172 };
173
174 static struct ata_port_operations qdi6500_port_ops = {
175 .set_piomode = qdi6500_set_piomode,
176
177 .tf_load = ata_tf_load,
178 .tf_read = ata_tf_read,
179 .check_status = ata_check_status,
180 .exec_command = ata_exec_command,
181 .dev_select = ata_std_dev_select,
182
183 .freeze = ata_bmdma_freeze,
184 .thaw = ata_bmdma_thaw,
185 .error_handler = ata_bmdma_error_handler,
186 .post_internal_cmd = ata_bmdma_post_internal_cmd,
187 .cable_detect = ata_cable_40wire,
188
189 .qc_prep = ata_qc_prep,
190 .qc_issue = qdi_qc_issue_prot,
191
192 .data_xfer = qdi_data_xfer,
193
194 .irq_clear = ata_bmdma_irq_clear,
195 .irq_on = ata_irq_on,
196
197 .port_start = ata_sff_port_start,
198 };
199
200 static struct ata_port_operations qdi6580_port_ops = {
201 .set_piomode = qdi6580_set_piomode,
202
203 .tf_load = ata_tf_load,
204 .tf_read = ata_tf_read,
205 .check_status = ata_check_status,
206 .exec_command = ata_exec_command,
207 .dev_select = ata_std_dev_select,
208
209 .freeze = ata_bmdma_freeze,
210 .thaw = ata_bmdma_thaw,
211 .error_handler = ata_bmdma_error_handler,
212 .post_internal_cmd = ata_bmdma_post_internal_cmd,
213 .cable_detect = ata_cable_40wire,
214
215 .qc_prep = ata_qc_prep,
216 .qc_issue = qdi_qc_issue_prot,
217
218 .data_xfer = qdi_data_xfer,
219
220 .irq_clear = ata_bmdma_irq_clear,
221 .irq_on = ata_irq_on,
222
223 .port_start = ata_sff_port_start,
224 };
225
226 /**
227 * qdi_init_one - attach a qdi interface
228 * @type: Type to display
229 * @io: I/O port start
230 * @irq: interrupt line
231 * @fast: True if on a > 33Mhz VLB
232 *
233 * Register an ISA bus IDE interface. Such interfaces are PIO and we
234 * assume do not support IRQ sharing.
235 */
236
237 static __init int qdi_init_one(unsigned long port, int type, unsigned long io, int irq, int fast)
238 {
239 unsigned long ctl = io + 0x206;
240 struct platform_device *pdev;
241 struct ata_host *host;
242 struct ata_port *ap;
243 void __iomem *io_addr, *ctl_addr;
244 int ret;
245
246 /*
247 * Fill in a probe structure first of all
248 */
249
250 pdev = platform_device_register_simple(DRV_NAME, nr_qdi_host, NULL, 0);
251 if (IS_ERR(pdev))
252 return PTR_ERR(pdev);
253
254 ret = -ENOMEM;
255 io_addr = devm_ioport_map(&pdev->dev, io, 8);
256 ctl_addr = devm_ioport_map(&pdev->dev, ctl, 1);
257 if (!io_addr || !ctl_addr)
258 goto fail;
259
260 ret = -ENOMEM;
261 host = ata_host_alloc(&pdev->dev, 1);
262 if (!host)
263 goto fail;
264 ap = host->ports[0];
265
266 if (type == 6580) {
267 ap->ops = &qdi6580_port_ops;
268 ap->pio_mask = 0x1F;
269 ap->flags |= ATA_FLAG_SLAVE_POSS;
270 } else {
271 ap->ops = &qdi6500_port_ops;
272 ap->pio_mask = 0x07; /* Actually PIO3 !IORDY is possible */
273 ap->flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_NO_IORDY;
274 }
275
276 ap->ioaddr.cmd_addr = io_addr;
277 ap->ioaddr.altstatus_addr = ctl_addr;
278 ap->ioaddr.ctl_addr = ctl_addr;
279 ata_std_ports(&ap->ioaddr);
280
281 ata_port_desc(ap, "cmd %lx ctl %lx", io, ctl);
282
283 /*
284 * Hook in a private data structure per channel
285 */
286 ap->private_data = &qdi_data[nr_qdi_host];
287
288 qdi_data[nr_qdi_host].timing = port;
289 qdi_data[nr_qdi_host].fast = fast;
290 qdi_data[nr_qdi_host].platform_dev = pdev;
291
292 printk(KERN_INFO DRV_NAME": qd%d at 0x%lx.\n", type, io);
293
294 /* activate */
295 ret = ata_host_activate(host, irq, ata_interrupt, 0, &qdi_sht);
296 if (ret)
297 goto fail;
298
299 qdi_host[nr_qdi_host++] = dev_get_drvdata(&pdev->dev);
300 return 0;
301
302 fail:
303 platform_device_unregister(pdev);
304 return ret;
305 }
306
307 /**
308 * qdi_init - attach qdi interfaces
309 *
310 * Attach qdi IDE interfaces by scanning the ports it may occupy.
311 */
312
313 static __init int qdi_init(void)
314 {
315 unsigned long flags;
316 static const unsigned long qd_port[2] = { 0x30, 0xB0 };
317 static const unsigned long ide_port[2] = { 0x170, 0x1F0 };
318 static const int ide_irq[2] = { 14, 15 };
319
320 int ct = 0;
321 int i;
322
323 if (probe_qdi == 0)
324 return -ENODEV;
325
326 /*
327 * Check each possible QD65xx base address
328 */
329
330 for (i = 0; i < 2; i++) {
331 unsigned long port = qd_port[i];
332 u8 r, res;
333
334
335 if (request_region(port, 2, "pata_qdi")) {
336 /* Check for a card */
337 local_irq_save(flags);
338 r = inb_p(port);
339 outb_p(0x19, port);
340 res = inb_p(port);
341 outb_p(r, port);
342 local_irq_restore(flags);
343
344 /* Fail */
345 if (res == 0x19)
346 {
347 release_region(port, 2);
348 continue;
349 }
350
351 /* Passes the presence test */
352 r = inb_p(port + 1); /* Check port agrees with port set */
353 if ((r & 2) >> 1 != i) {
354 release_region(port, 2);
355 continue;
356 }
357
358 /* Check card type */
359 if ((r & 0xF0) == 0xC0) {
360 /* QD6500: single channel */
361 if (r & 8) {
362 /* Disabled ? */
363 release_region(port, 2);
364 continue;
365 }
366 if (qdi_init_one(port, 6500, ide_port[r & 0x01], ide_irq[r & 0x01], r & 0x04) == 0)
367 ct++;
368 }
369 if (((r & 0xF0) == 0xA0) || (r & 0xF0) == 0x50) {
370 /* QD6580: dual channel */
371 if (!request_region(port + 2 , 2, "pata_qdi"))
372 {
373 release_region(port, 2);
374 continue;
375 }
376 res = inb(port + 3);
377 if (res & 1) {
378 /* Single channel mode */
379 if (qdi_init_one(port, 6580, ide_port[r & 0x01], ide_irq[r & 0x01], r & 0x04) == 0)
380 ct++;
381 } else {
382 /* Dual channel mode */
383 if (qdi_init_one(port, 6580, 0x1F0, 14, r & 0x04) == 0)
384 ct++;
385 if (qdi_init_one(port + 2, 6580, 0x170, 15, r & 0x04) == 0)
386 ct++;
387 }
388 }
389 }
390 }
391 if (ct != 0)
392 return 0;
393 return -ENODEV;
394 }
395
396 static __exit void qdi_exit(void)
397 {
398 int i;
399
400 for (i = 0; i < nr_qdi_host; i++) {
401 ata_host_detach(qdi_host[i]);
402 /* Free the control resource. The 6580 dual channel has the resources
403 * claimed as a pair of 2 byte resources so we need no special cases...
404 */
405 release_region(qdi_data[i].timing, 2);
406 platform_device_unregister(qdi_data[i].platform_dev);
407 }
408 }
409
410 MODULE_AUTHOR("Alan Cox");
411 MODULE_DESCRIPTION("low-level driver for qdi ATA");
412 MODULE_LICENSE("GPL");
413 MODULE_VERSION(DRV_VERSION);
414
415 module_init(qdi_init);
416 module_exit(qdi_exit);
417
418 module_param(probe_qdi, int, 0);
419
WRT350N Kernel Patches