?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux-2.6
[wrt350n-kernel.git] / arch / x86 / kernel / setup_64.c
blob5ba9613af497dd3473c0929217176587f4c55b81
1 /*
2 * Copyright (C) 1995 Linus Torvalds
3 */
4
5 /*
6 * This file handles the architecture-dependent parts of initialization
7 */
8
9 #include <linux/errno.h>
10 #include <linux/sched.h>
11 #include <linux/kernel.h>
12 #include <linux/mm.h>
13 #include <linux/stddef.h>
14 #include <linux/unistd.h>
15 #include <linux/ptrace.h>
16 #include <linux/slab.h>
17 #include <linux/user.h>
18 #include <linux/screen_info.h>
19 #include <linux/ioport.h>
20 #include <linux/delay.h>
21 #include <linux/init.h>
22 #include <linux/initrd.h>
23 #include <linux/highmem.h>
24 #include <linux/bootmem.h>
25 #include <linux/module.h>
26 #include <asm/processor.h>
27 #include <linux/console.h>
28 #include <linux/seq_file.h>
29 #include <linux/crash_dump.h>
30 #include <linux/root_dev.h>
31 #include <linux/pci.h>
32 #include <linux/efi.h>
33 #include <linux/acpi.h>
34 #include <linux/kallsyms.h>
35 #include <linux/edd.h>
36 #include <linux/mmzone.h>
37 #include <linux/kexec.h>
38 #include <linux/cpufreq.h>
39 #include <linux/dmi.h>
40 #include <linux/dma-mapping.h>
41 #include <linux/ctype.h>
42 #include <linux/uaccess.h>
43 #include <linux/init_ohci1394_dma.h>
44
45 #include <asm/mtrr.h>
46 #include <asm/uaccess.h>
47 #include <asm/system.h>
48 #include <asm/vsyscall.h>
49 #include <asm/io.h>
50 #include <asm/smp.h>
51 #include <asm/msr.h>
52 #include <asm/desc.h>
53 #include <video/edid.h>
54 #include <asm/e820.h>
55 #include <asm/dma.h>
56 #include <asm/gart.h>
57 #include <asm/mpspec.h>
58 #include <asm/mmu_context.h>
59 #include <asm/proto.h>
60 #include <asm/setup.h>
61 #include <asm/mach_apic.h>
62 #include <asm/numa.h>
63 #include <asm/sections.h>
64 #include <asm/dmi.h>
65 #include <asm/cacheflush.h>
66 #include <asm/mce.h>
67 #include <asm/ds.h>
68 #include <asm/topology.h>
69
70 #ifdef CONFIG_PARAVIRT
71 #include <asm/paravirt.h>
72 #else
73 #define ARCH_SETUP
74 #endif
75
76 /*
77 * Machine setup..
78 */
79
80 struct cpuinfo_x86 boot_cpu_data __read_mostly;
81 EXPORT_SYMBOL(boot_cpu_data);
82
83 __u32 cleared_cpu_caps[NCAPINTS] __cpuinitdata;
84
85 unsigned long mmu_cr4_features;
86
87 /* Boot loader ID as an integer, for the benefit of proc_dointvec */
88 int bootloader_type;
89
90 unsigned long saved_video_mode;
91
92 int force_mwait __cpuinitdata;
93
94 /*
95 * Early DMI memory
96 */
97 int dmi_alloc_index;
98 char dmi_alloc_data[DMI_MAX_DATA];
99
100 /*
101 * Setup options
102 */
103 struct screen_info screen_info;
104 EXPORT_SYMBOL(screen_info);
105 struct sys_desc_table_struct {
106 unsigned short length;
107 unsigned char table[0];
108 };
109
110 struct edid_info edid_info;
111 EXPORT_SYMBOL_GPL(edid_info);
112
113 extern int root_mountflags;
114
115 char __initdata command_line[COMMAND_LINE_SIZE];
116
117 struct resource standard_io_resources[] = {
118 { .name = "dma1", .start = 0x00, .end = 0x1f,
119 .flags = IORESOURCE_BUSY | IORESOURCE_IO },
120 { .name = "pic1", .start = 0x20, .end = 0x21,
121 .flags = IORESOURCE_BUSY | IORESOURCE_IO },
122 { .name = "timer0", .start = 0x40, .end = 0x43,
123 .flags = IORESOURCE_BUSY | IORESOURCE_IO },
124 { .name = "timer1", .start = 0x50, .end = 0x53,
125 .flags = IORESOURCE_BUSY | IORESOURCE_IO },
126 { .name = "keyboard", .start = 0x60, .end = 0x6f,
127 .flags = IORESOURCE_BUSY | IORESOURCE_IO },
128 { .name = "dma page reg", .start = 0x80, .end = 0x8f,
129 .flags = IORESOURCE_BUSY | IORESOURCE_IO },
130 { .name = "pic2", .start = 0xa0, .end = 0xa1,
131 .flags = IORESOURCE_BUSY | IORESOURCE_IO },
132 { .name = "dma2", .start = 0xc0, .end = 0xdf,
133 .flags = IORESOURCE_BUSY | IORESOURCE_IO },
134 { .name = "fpu", .start = 0xf0, .end = 0xff,
135 .flags = IORESOURCE_BUSY | IORESOURCE_IO }
136 };
137
138 #define IORESOURCE_RAM (IORESOURCE_BUSY | IORESOURCE_MEM)
139
140 static struct resource data_resource = {
141 .name = "Kernel data",
142 .start = 0,
143 .end = 0,
144 .flags = IORESOURCE_RAM,
145 };
146 static struct resource code_resource = {
147 .name = "Kernel code",
148 .start = 0,
149 .end = 0,
150 .flags = IORESOURCE_RAM,
151 };
152 static struct resource bss_resource = {
153 .name = "Kernel bss",
154 .start = 0,
155 .end = 0,
156 .flags = IORESOURCE_RAM,
157 };
158
159 static void __cpuinit early_identify_cpu(struct cpuinfo_x86 *c);
160
161 #ifdef CONFIG_PROC_VMCORE
162 /* elfcorehdr= specifies the location of elf core header
163 * stored by the crashed kernel. This option will be passed
164 * by kexec loader to the capture kernel.
165 */
166 static int __init setup_elfcorehdr(char *arg)
167 {
168 char *end;
169 if (!arg)
170 return -EINVAL;
171 elfcorehdr_addr = memparse(arg, &end);
172 return end > arg ? 0 : -EINVAL;
173 }
174 early_param("elfcorehdr", setup_elfcorehdr);
175 #endif
176
177 #ifndef CONFIG_NUMA
178 static void __init
179 contig_initmem_init(unsigned long start_pfn, unsigned long end_pfn)
180 {
181 unsigned long bootmap_size, bootmap;
182
183 bootmap_size = bootmem_bootmap_pages(end_pfn)<<PAGE_SHIFT;
184 bootmap = find_e820_area(0, end_pfn<<PAGE_SHIFT, bootmap_size,
185 PAGE_SIZE);
186 if (bootmap == -1L)
187 panic("Cannot find bootmem map of size %ld\n", bootmap_size);
188 bootmap_size = init_bootmem(bootmap >> PAGE_SHIFT, end_pfn);
189 e820_register_active_regions(0, start_pfn, end_pfn);
190 free_bootmem_with_active_regions(0, end_pfn);
191 reserve_bootmem(bootmap, bootmap_size, BOOTMEM_DEFAULT);
192 }
193 #endif
194
195 #if defined(CONFIG_EDD) || defined(CONFIG_EDD_MODULE)
196 struct edd edd;
197 #ifdef CONFIG_EDD_MODULE
198 EXPORT_SYMBOL(edd);
199 #endif
200 /**
201 * copy_edd() - Copy the BIOS EDD information
202 * from boot_params into a safe place.
203 *
204 */
205 static inline void copy_edd(void)
206 {
207 memcpy(edd.mbr_signature, boot_params.edd_mbr_sig_buffer,
208 sizeof(edd.mbr_signature));
209 memcpy(edd.edd_info, boot_params.eddbuf, sizeof(edd.edd_info));
210 edd.mbr_signature_nr = boot_params.edd_mbr_sig_buf_entries;
211 edd.edd_info_nr = boot_params.eddbuf_entries;
212 }
213 #else
214 static inline void copy_edd(void)
215 {
216 }
217 #endif
218
219 #ifdef CONFIG_KEXEC
220 static void __init reserve_crashkernel(void)
221 {
222 unsigned long long total_mem;
223 unsigned long long crash_size, crash_base;
224 int ret;
225
226 total_mem = ((unsigned long long)max_low_pfn - min_low_pfn) << PAGE_SHIFT;
227
228 ret = parse_crashkernel(boot_command_line, total_mem,
229 &crash_size, &crash_base);
230 if (ret == 0 && crash_size) {
231 if (crash_base <= 0) {
232 printk(KERN_INFO "crashkernel reservation failed - "
233 "you have to specify a base address\n");
234 return;
235 }
236
237 if (reserve_bootmem(crash_base, crash_size,
238 BOOTMEM_EXCLUSIVE) < 0) {
239 printk(KERN_INFO "crashkernel reservation failed - "
240 "memory is in use\n");
241 return;
242 }
243
244 printk(KERN_INFO "Reserving %ldMB of memory at %ldMB "
245 "for crashkernel (System RAM: %ldMB)\n",
246 (unsigned long)(crash_size >> 20),
247 (unsigned long)(crash_base >> 20),
248 (unsigned long)(total_mem >> 20));
249 crashk_res.start = crash_base;
250 crashk_res.end = crash_base + crash_size - 1;
251 }
252 }
253 #else
254 static inline void __init reserve_crashkernel(void)
255 {}
256 #endif
257
258 /* Overridden in paravirt.c if CONFIG_PARAVIRT */
259 void __attribute__((weak)) __init memory_setup(void)
260 {
261 machine_specific_memory_setup();
262 }
263
264 /*
265 * setup_arch - architecture-specific boot-time initializations
266 *
267 * Note: On x86_64, fixmaps are ready for use even before this is called.
268 */
269 void __init setup_arch(char **cmdline_p)
270 {
271 unsigned i;
272
273 printk(KERN_INFO "Command line: %s\n", boot_command_line);
274
275 ROOT_DEV = old_decode_dev(boot_params.hdr.root_dev);
276 screen_info = boot_params.screen_info;
277 edid_info = boot_params.edid_info;
278 saved_video_mode = boot_params.hdr.vid_mode;
279 bootloader_type = boot_params.hdr.type_of_loader;
280
281 #ifdef CONFIG_BLK_DEV_RAM
282 rd_image_start = boot_params.hdr.ram_size & RAMDISK_IMAGE_START_MASK;
283 rd_prompt = ((boot_params.hdr.ram_size & RAMDISK_PROMPT_FLAG) != 0);
284 rd_doload = ((boot_params.hdr.ram_size & RAMDISK_LOAD_FLAG) != 0);
285 #endif
286 #ifdef CONFIG_EFI
287 if (!strncmp((char *)&boot_params.efi_info.efi_loader_signature,
288 "EL64", 4))
289 efi_enabled = 1;
290 #endif
291
292 ARCH_SETUP
293
294 memory_setup();
295 copy_edd();
296
297 if (!boot_params.hdr.root_flags)
298 root_mountflags &= ~MS_RDONLY;
299 init_mm.start_code = (unsigned long) &_text;
300 init_mm.end_code = (unsigned long) &_etext;
301 init_mm.end_data = (unsigned long) &_edata;
302 init_mm.brk = (unsigned long) &_end;
303
304 code_resource.start = virt_to_phys(&_text);
305 code_resource.end = virt_to_phys(&_etext)-1;
306 data_resource.start = virt_to_phys(&_etext);
307 data_resource.end = virt_to_phys(&_edata)-1;
308 bss_resource.start = virt_to_phys(&__bss_start);
309 bss_resource.end = virt_to_phys(&__bss_stop)-1;
310
311 early_identify_cpu(&boot_cpu_data);
312
313 strlcpy(command_line, boot_command_line, COMMAND_LINE_SIZE);
314 *cmdline_p = command_line;
315
316 parse_early_param();
317
318 #ifdef CONFIG_PROVIDE_OHCI1394_DMA_INIT
319 if (init_ohci1394_dma_early)
320 init_ohci1394_dma_on_all_controllers();
321 #endif
322
323 finish_e820_parsing();
324
325 early_gart_iommu_check();
326
327 e820_register_active_regions(0, 0, -1UL);
328 /*
329 * partially used pages are not usable - thus
330 * we are rounding upwards:
331 */
332 end_pfn = e820_end_of_ram();
333 /* update e820 for memory not covered by WB MTRRs */
334 mtrr_bp_init();
335 if (mtrr_trim_uncached_memory(end_pfn)) {
336 e820_register_active_regions(0, 0, -1UL);
337 end_pfn = e820_end_of_ram();
338 }
339
340 num_physpages = end_pfn;
341
342 check_efer();
343
344 init_memory_mapping(0, (end_pfn_map << PAGE_SHIFT));
345 if (efi_enabled)
346 efi_init();
347
348 dmi_scan_machine();
349
350 io_delay_init();
351
352 #ifdef CONFIG_SMP
353 /* setup to use the early static init tables during kernel startup */
354 x86_cpu_to_apicid_early_ptr = (void *)x86_cpu_to_apicid_init;
355 x86_bios_cpu_apicid_early_ptr = (void *)x86_bios_cpu_apicid_init;
356 #ifdef CONFIG_NUMA
357 x86_cpu_to_node_map_early_ptr = (void *)x86_cpu_to_node_map_init;
358 #endif
359 #endif
360
361 #ifdef CONFIG_ACPI
362 /*
363 * Initialize the ACPI boot-time table parser (gets the RSDP and SDT).
364 * Call this early for SRAT node setup.
365 */
366 acpi_boot_table_init();
367 #endif
368
369 /* How many end-of-memory variables you have, grandma! */
370 max_low_pfn = end_pfn;
371 max_pfn = end_pfn;
372 high_memory = (void *)__va(end_pfn * PAGE_SIZE - 1) + 1;
373
374 /* Remove active ranges so rediscovery with NUMA-awareness happens */
375 remove_all_active_ranges();
376
377 #ifdef CONFIG_ACPI_NUMA
378 /*
379 * Parse SRAT to discover nodes.
380 */
381 acpi_numa_init();
382 #endif
383
384 #ifdef CONFIG_NUMA
385 numa_initmem_init(0, end_pfn);
386 #else
387 contig_initmem_init(0, end_pfn);
388 #endif
389
390 early_res_to_bootmem();
391
392 #ifdef CONFIG_ACPI_SLEEP
393 /*
394 * Reserve low memory region for sleep support.
395 */
396 acpi_reserve_bootmem();
397 #endif
398
399 if (efi_enabled)
400 efi_reserve_bootmem();
401
402 /*
403 * Find and reserve possible boot-time SMP configuration:
404 */
405 find_smp_config();
406 #ifdef CONFIG_BLK_DEV_INITRD
407 if (boot_params.hdr.type_of_loader && boot_params.hdr.ramdisk_image) {
408 unsigned long ramdisk_image = boot_params.hdr.ramdisk_image;
409 unsigned long ramdisk_size = boot_params.hdr.ramdisk_size;
410 unsigned long ramdisk_end = ramdisk_image + ramdisk_size;
411 unsigned long end_of_mem = end_pfn << PAGE_SHIFT;
412
413 if (ramdisk_end <= end_of_mem) {
414 reserve_bootmem_generic(ramdisk_image, ramdisk_size);
415 initrd_start = ramdisk_image + PAGE_OFFSET;
416 initrd_end = initrd_start+ramdisk_size;
417 } else {
418 /* Assumes everything on node 0 */
419 free_bootmem(ramdisk_image, ramdisk_size);
420 printk(KERN_ERR "initrd extends beyond end of memory "
421 "(0x%08lx > 0x%08lx)\ndisabling initrd\n",
422 ramdisk_end, end_of_mem);
423 initrd_start = 0;
424 }
425 }
426 #endif
427 reserve_crashkernel();
428 paging_init();
429 map_vsyscall();
430
431 early_quirks();
432
433 #ifdef CONFIG_ACPI
434 /*
435 * Read APIC and some other early information from ACPI tables.
436 */
437 acpi_boot_init();
438 #endif
439
440 init_cpu_to_node();
441
442 /*
443 * get boot-time SMP configuration:
444 */
445 if (smp_found_config)
446 get_smp_config();
447 init_apic_mappings();
448 ioapic_init_mappings();
449
450 /*
451 * We trust e820 completely. No explicit ROM probing in memory.
452 */
453 e820_reserve_resources(&code_resource, &data_resource, &bss_resource);
454 e820_mark_nosave_regions();
455
456 /* request I/O space for devices used on all i[345]86 PCs */
457 for (i = 0; i < ARRAY_SIZE(standard_io_resources); i++)
458 request_resource(&ioport_resource, &standard_io_resources[i]);
459
460 e820_setup_gap();
461
462 #ifdef CONFIG_VT
463 #if defined(CONFIG_VGA_CONSOLE)
464 if (!efi_enabled || (efi_mem_type(0xa0000) != EFI_CONVENTIONAL_MEMORY))
465 conswitchp = &vga_con;
466 #elif defined(CONFIG_DUMMY_CONSOLE)
467 conswitchp = &dummy_con;
468 #endif
469 #endif
470 }
471
472 static int __cpuinit get_model_name(struct cpuinfo_x86 *c)
473 {
474 unsigned int *v;
475
476 if (c->extended_cpuid_level < 0x80000004)
477 return 0;
478
479 v = (unsigned int *) c->x86_model_id;
480 cpuid(0x80000002, &v[0], &v[1], &v[2], &v[3]);
481 cpuid(0x80000003, &v[4], &v[5], &v[6], &v[7]);
482 cpuid(0x80000004, &v[8], &v[9], &v[10], &v[11]);
483 c->x86_model_id[48] = 0;
484 return 1;
485 }
486
487
488 static void __cpuinit display_cacheinfo(struct cpuinfo_x86 *c)
489 {
490 unsigned int n, dummy, eax, ebx, ecx, edx;
491
492 n = c->extended_cpuid_level;
493
494 if (n >= 0x80000005) {
495 cpuid(0x80000005, &dummy, &ebx, &ecx, &edx);
496 printk(KERN_INFO "CPU: L1 I Cache: %dK (%d bytes/line), "
497 "D cache %dK (%d bytes/line)\n",
498 edx>>24, edx&0xFF, ecx>>24, ecx&0xFF);
499 c->x86_cache_size = (ecx>>24) + (edx>>24);
500 /* On K8 L1 TLB is inclusive, so don't count it */
501 c->x86_tlbsize = 0;
502 }
503
504 if (n >= 0x80000006) {
505 cpuid(0x80000006, &dummy, &ebx, &ecx, &edx);
506 ecx = cpuid_ecx(0x80000006);
507 c->x86_cache_size = ecx >> 16;
508 c->x86_tlbsize += ((ebx >> 16) & 0xfff) + (ebx & 0xfff);
509
510 printk(KERN_INFO "CPU: L2 Cache: %dK (%d bytes/line)\n",
511 c->x86_cache_size, ecx & 0xFF);
512 }
513 if (n >= 0x80000008) {
514 cpuid(0x80000008, &eax, &dummy, &dummy, &dummy);
515 c->x86_virt_bits = (eax >> 8) & 0xff;
516 c->x86_phys_bits = eax & 0xff;
517 }
518 }
519
520 #ifdef CONFIG_NUMA
521 <<<<<<< HEAD:arch/x86/kernel/setup_64.c
522 static int nearby_node(int apicid)
523 =======
524 static int __cpuinit nearby_node(int apicid)
525 >>>>>>> 264e3e889d86e552b4191d69bb60f4f3b383135a:arch/x86/kernel/setup_64.c
526 {
527 int i, node;
528
529 for (i = apicid - 1; i >= 0; i--) {
530 node = apicid_to_node[i];
531 if (node != NUMA_NO_NODE && node_online(node))
532 return node;
533 }
534 for (i = apicid + 1; i < MAX_LOCAL_APIC; i++) {
535 node = apicid_to_node[i];
536 if (node != NUMA_NO_NODE && node_online(node))
537 return node;
538 }
539 return first_node(node_online_map); /* Shouldn't happen */
540 }
541 #endif
542
543 /*
544 * On a AMD dual core setup the lower bits of the APIC id distingush the cores.
545 * Assumes number of cores is a power of two.
546 */
547 static void __cpuinit amd_detect_cmp(struct cpuinfo_x86 *c)
548 {
549 #ifdef CONFIG_SMP
550 unsigned bits;
551 #ifdef CONFIG_NUMA
552 int cpu = smp_processor_id();
553 int node = 0;
554 unsigned apicid = hard_smp_processor_id();
555 #endif
556 bits = c->x86_coreid_bits;
557
558 /* Low order bits define the core id (index of core in socket) */
559 c->cpu_core_id = c->phys_proc_id & ((1 << bits)-1);
560 /* Convert the APIC ID into the socket ID */
561 c->phys_proc_id = phys_pkg_id(bits);
562
563 #ifdef CONFIG_NUMA
564 node = c->phys_proc_id;
565 if (apicid_to_node[apicid] != NUMA_NO_NODE)
566 node = apicid_to_node[apicid];
567 if (!node_online(node)) {
568 /* Two possibilities here:
569 - The CPU is missing memory and no node was created.
570 In that case try picking one from a nearby CPU
571 - The APIC IDs differ from the HyperTransport node IDs
572 which the K8 northbridge parsing fills in.
573 Assume they are all increased by a constant offset,
574 but in the same order as the HT nodeids.
575 If that doesn't result in a usable node fall back to the
576 path for the previous case. */
577
578 int ht_nodeid = apicid - (cpu_data(0).phys_proc_id << bits);
579
580 if (ht_nodeid >= 0 &&
581 apicid_to_node[ht_nodeid] != NUMA_NO_NODE)
582 node = apicid_to_node[ht_nodeid];
583 /* Pick a nearby node */
584 if (!node_online(node))
585 node = nearby_node(apicid);
586 }
587 numa_set_node(cpu, node);
588
589 printk(KERN_INFO "CPU %d/%x -> Node %d\n", cpu, apicid, node);
590 #endif
591 #endif
592 }
593
594 static void __cpuinit early_init_amd_mc(struct cpuinfo_x86 *c)
595 {
596 #ifdef CONFIG_SMP
597 unsigned bits, ecx;
598
599 /* Multi core CPU? */
600 if (c->extended_cpuid_level < 0x80000008)
601 return;
602
603 ecx = cpuid_ecx(0x80000008);
604
605 c->x86_max_cores = (ecx & 0xff) + 1;
606
607 /* CPU telling us the core id bits shift? */
608 bits = (ecx >> 12) & 0xF;
609
610 /* Otherwise recompute */
611 if (bits == 0) {
612 while ((1 << bits) < c->x86_max_cores)
613 bits++;
614 }
615
616 c->x86_coreid_bits = bits;
617
618 #endif
619 }
620
621 #define ENABLE_C1E_MASK 0x18000000
622 #define CPUID_PROCESSOR_SIGNATURE 1
623 #define CPUID_XFAM 0x0ff00000
624 #define CPUID_XFAM_K8 0x00000000
625 #define CPUID_XFAM_10H 0x00100000
626 #define CPUID_XFAM_11H 0x00200000
627 #define CPUID_XMOD 0x000f0000
628 #define CPUID_XMOD_REV_F 0x00040000
629
630 /* AMD systems with C1E don't have a working lAPIC timer. Check for that. */
631 static __cpuinit int amd_apic_timer_broken(void)
632 {
633 u32 lo, hi, eax = cpuid_eax(CPUID_PROCESSOR_SIGNATURE);
634
635 switch (eax & CPUID_XFAM) {
636 case CPUID_XFAM_K8:
637 if ((eax & CPUID_XMOD) < CPUID_XMOD_REV_F)
638 break;
639 case CPUID_XFAM_10H:
640 case CPUID_XFAM_11H:
641 rdmsr(MSR_K8_ENABLE_C1E, lo, hi);
642 if (lo & ENABLE_C1E_MASK)
643 return 1;
644 break;
645 default:
646 /* err on the side of caution */
647 return 1;
648 }
649 return 0;
650 }
651
652 static void __cpuinit early_init_amd(struct cpuinfo_x86 *c)
653 {
654 early_init_amd_mc(c);
655
656 /* c->x86_power is 8000_0007 edx. Bit 8 is constant TSC */
657 if (c->x86_power & (1<<8))
658 set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);
659 }
660
661 static void __cpuinit init_amd(struct cpuinfo_x86 *c)
662 {
663 unsigned level;
664
665 #ifdef CONFIG_SMP
666 unsigned long value;
667
668 /*
669 * Disable TLB flush filter by setting HWCR.FFDIS on K8
670 * bit 6 of msr C001_0015
671 *
672 * Errata 63 for SH-B3 steppings
673 * Errata 122 for all steppings (F+ have it disabled by default)
674 */
675 if (c->x86 == 15) {
676 rdmsrl(MSR_K8_HWCR, value);
677 value |= 1 << 6;
678 wrmsrl(MSR_K8_HWCR, value);
679 }
680 #endif
681
682 /* Bit 31 in normal CPUID used for nonstandard 3DNow ID;
683 3DNow is IDd by bit 31 in extended CPUID (1*32+31) anyway */
684 clear_bit(0*32+31, (unsigned long *)&c->x86_capability);
685
686 /* On C+ stepping K8 rep microcode works well for copy/memset */
687 level = cpuid_eax(1);
688 if (c->x86 == 15 && ((level >= 0x0f48 && level < 0x0f50) ||
689 level >= 0x0f58))
690 set_cpu_cap(c, X86_FEATURE_REP_GOOD);
691 if (c->x86 == 0x10 || c->x86 == 0x11)
692 set_cpu_cap(c, X86_FEATURE_REP_GOOD);
693
694 /* Enable workaround for FXSAVE leak */
695 if (c->x86 >= 6)
696 set_cpu_cap(c, X86_FEATURE_FXSAVE_LEAK);
697
698 level = get_model_name(c);
699 if (!level) {
700 switch (c->x86) {
701 case 15:
702 /* Should distinguish Models here, but this is only
703 a fallback anyways. */
704 strcpy(c->x86_model_id, "Hammer");
705 break;
706 }
707 }
708 display_cacheinfo(c);
709
710 /* Multi core CPU? */
711 if (c->extended_cpuid_level >= 0x80000008)
712 amd_detect_cmp(c);
713
714 if (c->extended_cpuid_level >= 0x80000006 &&
715 (cpuid_edx(0x80000006) & 0xf000))
716 num_cache_leaves = 4;
717 else
718 num_cache_leaves = 3;
719
720 if (c->x86 == 0xf || c->x86 == 0x10 || c->x86 == 0x11)
721 set_cpu_cap(c, X86_FEATURE_K8);
722
723 /* MFENCE stops RDTSC speculation */
724 set_cpu_cap(c, X86_FEATURE_MFENCE_RDTSC);
725
726 if (amd_apic_timer_broken())
727 disable_apic_timer = 1;
728 }
729
730 void __cpuinit detect_ht(struct cpuinfo_x86 *c)
731 {
732 #ifdef CONFIG_SMP
733 u32 eax, ebx, ecx, edx;
734 int index_msb, core_bits;
735
736 cpuid(1, &eax, &ebx, &ecx, &edx);
737
738
739 if (!cpu_has(c, X86_FEATURE_HT))
740 return;
741 if (cpu_has(c, X86_FEATURE_CMP_LEGACY))
742 goto out;
743
744 smp_num_siblings = (ebx & 0xff0000) >> 16;
745
746 if (smp_num_siblings == 1) {
747 printk(KERN_INFO "CPU: Hyper-Threading is disabled\n");
748 } else if (smp_num_siblings > 1) {
749
750 if (smp_num_siblings > NR_CPUS) {
751 printk(KERN_WARNING "CPU: Unsupported number of "
752 "siblings %d", smp_num_siblings);
753 smp_num_siblings = 1;
754 return;
755 }
756
757 index_msb = get_count_order(smp_num_siblings);
758 c->phys_proc_id = phys_pkg_id(index_msb);
759
760 smp_num_siblings = smp_num_siblings / c->x86_max_cores;
761
762 index_msb = get_count_order(smp_num_siblings);
763
764 core_bits = get_count_order(c->x86_max_cores);
765
766 c->cpu_core_id = phys_pkg_id(index_msb) &
767 ((1 << core_bits) - 1);
768 }
769 out:
770 if ((c->x86_max_cores * smp_num_siblings) > 1) {
771 printk(KERN_INFO "CPU: Physical Processor ID: %d\n",
772 c->phys_proc_id);
773 printk(KERN_INFO "CPU: Processor Core ID: %d\n",
774 c->cpu_core_id);
775 }
776
777 #endif
778 }
779
780 /*
781 * find out the number of processor cores on the die
782 */
783 static int __cpuinit intel_num_cpu_cores(struct cpuinfo_x86 *c)
784 {
785 unsigned int eax, t;
786
787 if (c->cpuid_level < 4)
788 return 1;
789
790 cpuid_count(4, 0, &eax, &t, &t, &t);
791
792 if (eax & 0x1f)
793 return ((eax >> 26) + 1);
794 else
795 return 1;
796 }
797
798 <<<<<<< HEAD:arch/x86/kernel/setup_64.c
799 static void srat_detect_node(void)
800 =======
801 static void __cpuinit srat_detect_node(void)
802 >>>>>>> 264e3e889d86e552b4191d69bb60f4f3b383135a:arch/x86/kernel/setup_64.c
803 {
804 #ifdef CONFIG_NUMA
805 unsigned node;
806 int cpu = smp_processor_id();
807 int apicid = hard_smp_processor_id();
808
809 /* Don't do the funky fallback heuristics the AMD version employs
810 for now. */
811 node = apicid_to_node[apicid];
812 if (node == NUMA_NO_NODE)
813 node = first_node(node_online_map);
814 numa_set_node(cpu, node);
815
816 printk(KERN_INFO "CPU %d/%x -> Node %d\n", cpu, apicid, node);
817 #endif
818 }
819
820 static void __cpuinit early_init_intel(struct cpuinfo_x86 *c)
821 {
822 if ((c->x86 == 0xf && c->x86_model >= 0x03) ||
823 (c->x86 == 0x6 && c->x86_model >= 0x0e))
824 set_bit(X86_FEATURE_CONSTANT_TSC, &c->x86_capability);
825 }
826
827 static void __cpuinit init_intel(struct cpuinfo_x86 *c)
828 {
829 /* Cache sizes */
830 unsigned n;
831
832 init_intel_cacheinfo(c);
833 if (c->cpuid_level > 9) {
834 unsigned eax = cpuid_eax(10);
835 /* Check for version and the number of counters */
836 if ((eax & 0xff) && (((eax>>8) & 0xff) > 1))
837 set_cpu_cap(c, X86_FEATURE_ARCH_PERFMON);
838 }
839
840 if (cpu_has_ds) {
841 unsigned int l1, l2;
842 rdmsr(MSR_IA32_MISC_ENABLE, l1, l2);
843 if (!(l1 & (1<<11)))
844 set_cpu_cap(c, X86_FEATURE_BTS);
845 if (!(l1 & (1<<12)))
846 set_cpu_cap(c, X86_FEATURE_PEBS);
847 }
848
849
850 if (cpu_has_bts)
851 ds_init_intel(c);
852
853 n = c->extended_cpuid_level;
854 if (n >= 0x80000008) {
855 unsigned eax = cpuid_eax(0x80000008);
856 c->x86_virt_bits = (eax >> 8) & 0xff;
857 c->x86_phys_bits = eax & 0xff;
858 /* CPUID workaround for Intel 0F34 CPU */
859 if (c->x86_vendor == X86_VENDOR_INTEL &&
860 c->x86 == 0xF && c->x86_model == 0x3 &&
861 c->x86_mask == 0x4)
862 c->x86_phys_bits = 36;
863 }
864
865 if (c->x86 == 15)
866 c->x86_cache_alignment = c->x86_clflush_size * 2;
867 if ((c->x86 == 0xf && c->x86_model >= 0x03) ||
868 (c->x86 == 0x6 && c->x86_model >= 0x0e))
869 set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);
870 if (c->x86 == 6)
871 set_cpu_cap(c, X86_FEATURE_REP_GOOD);
872 set_cpu_cap(c, X86_FEATURE_LFENCE_RDTSC);
873 c->x86_max_cores = intel_num_cpu_cores(c);
874
875 srat_detect_node();
876 }
877
878 static void __cpuinit get_cpu_vendor(struct cpuinfo_x86 *c)
879 {
880 char *v = c->x86_vendor_id;
881
882 if (!strcmp(v, "AuthenticAMD"))
883 c->x86_vendor = X86_VENDOR_AMD;
884 else if (!strcmp(v, "GenuineIntel"))
885 c->x86_vendor = X86_VENDOR_INTEL;
886 else
887 c->x86_vendor = X86_VENDOR_UNKNOWN;
888 }
889
890 /* Do some early cpuid on the boot CPU to get some parameter that are
891 needed before check_bugs. Everything advanced is in identify_cpu
892 below. */
893 static void __cpuinit early_identify_cpu(struct cpuinfo_x86 *c)
894 {
895 u32 tfms, xlvl;
896
897 c->loops_per_jiffy = loops_per_jiffy;
898 c->x86_cache_size = -1;
899 c->x86_vendor = X86_VENDOR_UNKNOWN;
900 c->x86_model = c->x86_mask = 0; /* So far unknown... */
901 c->x86_vendor_id[0] = '\0'; /* Unset */
902 c->x86_model_id[0] = '\0'; /* Unset */
903 c->x86_clflush_size = 64;
904 c->x86_cache_alignment = c->x86_clflush_size;
905 c->x86_max_cores = 1;
906 c->x86_coreid_bits = 0;
907 c->extended_cpuid_level = 0;
908 memset(&c->x86_capability, 0, sizeof c->x86_capability);
909
910 /* Get vendor name */
911 cpuid(0x00000000, (unsigned int *)&c->cpuid_level,
912 (unsigned int *)&c->x86_vendor_id[0],
913 (unsigned int *)&c->x86_vendor_id[8],
914 (unsigned int *)&c->x86_vendor_id[4]);
915
916 get_cpu_vendor(c);
917
918 /* Initialize the standard set of capabilities */
919 /* Note that the vendor-specific code below might override */
920
921 /* Intel-defined flags: level 0x00000001 */
922 if (c->cpuid_level >= 0x00000001) {
923 __u32 misc;
924 cpuid(0x00000001, &tfms, &misc, &c->x86_capability[4],
925 &c->x86_capability[0]);
926 c->x86 = (tfms >> 8) & 0xf;
927 c->x86_model = (tfms >> 4) & 0xf;
928 c->x86_mask = tfms & 0xf;
929 if (c->x86 == 0xf)
930 c->x86 += (tfms >> 20) & 0xff;
931 if (c->x86 >= 0x6)
932 c->x86_model += ((tfms >> 16) & 0xF) << 4;
933 if (c->x86_capability[0] & (1<<19))
934 c->x86_clflush_size = ((misc >> 8) & 0xff) * 8;
935 } else {
936 /* Have CPUID level 0 only - unheard of */
937 c->x86 = 4;
938 }
939
940 #ifdef CONFIG_SMP
941 c->phys_proc_id = (cpuid_ebx(1) >> 24) & 0xff;
942 #endif
943 /* AMD-defined flags: level 0x80000001 */
944 xlvl = cpuid_eax(0x80000000);
945 c->extended_cpuid_level = xlvl;
946 if ((xlvl & 0xffff0000) == 0x80000000) {
947 if (xlvl >= 0x80000001) {
948 c->x86_capability[1] = cpuid_edx(0x80000001);
949 c->x86_capability[6] = cpuid_ecx(0x80000001);
950 }
951 if (xlvl >= 0x80000004)
952 get_model_name(c); /* Default name */
953 }
954
955 /* Transmeta-defined flags: level 0x80860001 */
956 xlvl = cpuid_eax(0x80860000);
957 if ((xlvl & 0xffff0000) == 0x80860000) {
958 /* Don't set x86_cpuid_level here for now to not confuse. */
959 if (xlvl >= 0x80860001)
960 c->x86_capability[2] = cpuid_edx(0x80860001);
961 }
962
963 c->extended_cpuid_level = cpuid_eax(0x80000000);
964 if (c->extended_cpuid_level >= 0x80000007)
965 c->x86_power = cpuid_edx(0x80000007);
966
967 switch (c->x86_vendor) {
968 case X86_VENDOR_AMD:
969 early_init_amd(c);
970 break;
971 case X86_VENDOR_INTEL:
972 early_init_intel(c);
973 break;
974 }
975
976 }
977
978 /*
979 * This does the hard work of actually picking apart the CPU stuff...
980 */
981 void __cpuinit identify_cpu(struct cpuinfo_x86 *c)
982 {
983 int i;
984
985 early_identify_cpu(c);
986
987 init_scattered_cpuid_features(c);
988
989 c->apicid = phys_pkg_id(0);
990
991 /*
992 * Vendor-specific initialization. In this section we
993 * canonicalize the feature flags, meaning if there are
994 * features a certain CPU supports which CPUID doesn't
995 * tell us, CPUID claiming incorrect flags, or other bugs,
996 * we handle them here.
997 *
998 * At the end of this section, c->x86_capability better
999 * indicate the features this CPU genuinely supports!
1000 */
1001 switch (c->x86_vendor) {
1002 case X86_VENDOR_AMD:
1003 init_amd(c);
1004 break;
1005
1006 case X86_VENDOR_INTEL:
1007 init_intel(c);
1008 break;
1009
1010 case X86_VENDOR_UNKNOWN:
1011 default:
1012 display_cacheinfo(c);
1013 break;
1014 }
1015
1016 detect_ht(c);
1017
1018 /*
1019 * On SMP, boot_cpu_data holds the common feature set between
1020 * all CPUs; so make sure that we indicate which features are
1021 * common between the CPUs. The first time this routine gets
1022 * executed, c == &boot_cpu_data.
1023 */
1024 if (c != &boot_cpu_data) {
1025 /* AND the already accumulated flags with these */
1026 for (i = 0; i < NCAPINTS; i++)
1027 boot_cpu_data.x86_capability[i] &= c->x86_capability[i];
1028 }
1029
1030 /* Clear all flags overriden by options */
1031 for (i = 0; i < NCAPINTS; i++)
1032 <<<<<<< HEAD:arch/x86/kernel/setup_64.c
1033 c->x86_capability[i] ^= cleared_cpu_caps[i];
1034 =======
1035 c->x86_capability[i] &= ~cleared_cpu_caps[i];
1036 >>>>>>> 264e3e889d86e552b4191d69bb60f4f3b383135a:arch/x86/kernel/setup_64.c
1037
1038 #ifdef CONFIG_X86_MCE
1039 mcheck_init(c);
1040 #endif
1041 select_idle_routine(c);
1042
1043 if (c != &boot_cpu_data)
1044 mtrr_ap_init();
1045 #ifdef CONFIG_NUMA
1046 numa_add_cpu(smp_processor_id());
1047 #endif
1048
1049 }
1050
1051 static __init int setup_noclflush(char *arg)
1052 {
1053 setup_clear_cpu_cap(X86_FEATURE_CLFLSH);
1054 return 1;
1055 }
1056 __setup("noclflush", setup_noclflush);
1057
1058 void __cpuinit print_cpu_info(struct cpuinfo_x86 *c)
1059 {
1060 if (c->x86_model_id[0])
1061 <<<<<<< HEAD:arch/x86/kernel/setup_64.c
1062 printk(KERN_INFO "%s", c->x86_model_id);
1063 =======
1064 printk(KERN_CONT "%s", c->x86_model_id);
1065 >>>>>>> 264e3e889d86e552b4191d69bb60f4f3b383135a:arch/x86/kernel/setup_64.c
1066
1067 if (c->x86_mask || c->cpuid_level >= 0)
1068 printk(KERN_CONT " stepping %02x\n", c->x86_mask);
1069 else
1070 printk(KERN_CONT "\n");
1071 }
1072
1073 static __init int setup_disablecpuid(char *arg)
1074 {
1075 int bit;
1076 if (get_option(&arg, &bit) && bit < NCAPINTS*32)
1077 setup_clear_cpu_cap(bit);
1078 else
1079 return 0;
1080 return 1;
1081 }
1082 __setup("clearcpuid=", setup_disablecpuid);
1083
1084 /*
1085 * Get CPU information for use by the procfs.
1086 */
1087
1088 static int show_cpuinfo(struct seq_file *m, void *v)
1089 {
1090 struct cpuinfo_x86 *c = v;
1091 int cpu = 0, i;
1092
1093 #ifdef CONFIG_SMP
1094 cpu = c->cpu_index;
1095 #endif
1096
1097 seq_printf(m, "processor\t: %u\n"
1098 "vendor_id\t: %s\n"
1099 "cpu family\t: %d\n"
1100 "model\t\t: %d\n"
1101 "model name\t: %s\n",
1102 (unsigned)cpu,
1103 c->x86_vendor_id[0] ? c->x86_vendor_id : "unknown",
1104 c->x86,
1105 (int)c->x86_model,
1106 c->x86_model_id[0] ? c->x86_model_id : "unknown");
1107
1108 if (c->x86_mask || c->cpuid_level >= 0)
1109 seq_printf(m, "stepping\t: %d\n", c->x86_mask);
1110 else
1111 seq_printf(m, "stepping\t: unknown\n");
1112
1113 if (cpu_has(c, X86_FEATURE_TSC)) {
1114 unsigned int freq = cpufreq_quick_get((unsigned)cpu);
1115
1116 if (!freq)
1117 freq = cpu_khz;
1118 seq_printf(m, "cpu MHz\t\t: %u.%03u\n",
1119 freq / 1000, (freq % 1000));
1120 }
1121
1122 /* Cache size */
1123 if (c->x86_cache_size >= 0)
1124 seq_printf(m, "cache size\t: %d KB\n", c->x86_cache_size);
1125
1126 #ifdef CONFIG_SMP
1127 if (smp_num_siblings * c->x86_max_cores > 1) {
1128 seq_printf(m, "physical id\t: %d\n", c->phys_proc_id);
1129 seq_printf(m, "siblings\t: %d\n",
1130 cpus_weight(per_cpu(cpu_core_map, cpu)));
1131 seq_printf(m, "core id\t\t: %d\n", c->cpu_core_id);
1132 seq_printf(m, "cpu cores\t: %d\n", c->booted_cores);
1133 }
1134 #endif
1135
1136 seq_printf(m,
1137 "fpu\t\t: yes\n"
1138 "fpu_exception\t: yes\n"
1139 "cpuid level\t: %d\n"
1140 "wp\t\t: yes\n"
1141 "flags\t\t:",
1142 c->cpuid_level);
1143
1144 for (i = 0; i < 32*NCAPINTS; i++)
1145 if (cpu_has(c, i) && x86_cap_flags[i] != NULL)
1146 seq_printf(m, " %s", x86_cap_flags[i]);
1147
1148 seq_printf(m, "\nbogomips\t: %lu.%02lu\n",
1149 c->loops_per_jiffy/(500000/HZ),
1150 (c->loops_per_jiffy/(5000/HZ)) % 100);
1151
1152 if (c->x86_tlbsize > 0)
1153 seq_printf(m, "TLB size\t: %d 4K pages\n", c->x86_tlbsize);
1154 seq_printf(m, "clflush size\t: %d\n", c->x86_clflush_size);
1155 seq_printf(m, "cache_alignment\t: %d\n", c->x86_cache_alignment);
1156
1157 seq_printf(m, "address sizes\t: %u bits physical, %u bits virtual\n",
1158 c->x86_phys_bits, c->x86_virt_bits);
1159
1160 seq_printf(m, "power management:");
1161 for (i = 0; i < 32; i++) {
1162 if (c->x86_power & (1 << i)) {
1163 if (i < ARRAY_SIZE(x86_power_flags) &&
1164 x86_power_flags[i])
1165 seq_printf(m, "%s%s",
1166 x86_power_flags[i][0]?" ":"",
1167 x86_power_flags[i]);
1168 else
1169 seq_printf(m, " [%d]", i);
1170 }
1171 }
1172
1173 seq_printf(m, "\n\n");
1174
1175 return 0;
1176 }
1177
1178 static void *c_start(struct seq_file *m, loff_t *pos)
1179 {
1180 if (*pos == 0) /* just in case, cpu 0 is not the first */
1181 *pos = first_cpu(cpu_online_map);
1182 if ((*pos) < NR_CPUS && cpu_online(*pos))
1183 return &cpu_data(*pos);
1184 return NULL;
1185 }
1186
1187 static void *c_next(struct seq_file *m, void *v, loff_t *pos)
1188 {
1189 *pos = next_cpu(*pos, cpu_online_map);
1190 return c_start(m, pos);
1191 }
1192
1193 static void c_stop(struct seq_file *m, void *v)
1194 {
1195 }
1196
1197 const struct seq_operations cpuinfo_op = {
1198 .start = c_start,
1199 .next = c_next,
1200 .stop = c_stop,
1201 .show = show_cpuinfo,
1202 };
WRT350N Kernel Patches