?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
USB: cp210x: call generic open last in open
[zen-stable.git] / arch / x86 / kernel / mpparse.c
blobca470e4c92dc10c5ff70af33a268305a24f8ca74
1 /*
2 * Intel Multiprocessor Specification 1.1 and 1.4
3 * compliant MP-table parsing routines.
4 *
5 * (c) 1995 Alan Cox, Building #3 <alan@lxorguk.ukuu.org.uk>
6 * (c) 1998, 1999, 2000, 2009 Ingo Molnar <mingo@redhat.com>
7 * (c) 2008 Alexey Starikovskiy <astarikovskiy@suse.de>
8 */
9
10 #include <linux/mm.h>
11 #include <linux/init.h>
12 #include <linux/delay.h>
13 #include <linux/bootmem.h>
14 #include <linux/memblock.h>
15 #include <linux/kernel_stat.h>
16 #include <linux/mc146818rtc.h>
17 #include <linux/bitops.h>
18 #include <linux/acpi.h>
19 #include <linux/module.h>
20 #include <linux/smp.h>
21 #include <linux/pci.h>
22
23 #include <asm/mtrr.h>
24 #include <asm/mpspec.h>
25 #include <asm/pgalloc.h>
26 #include <asm/io_apic.h>
27 #include <asm/proto.h>
28 #include <asm/bios_ebda.h>
29 #include <asm/e820.h>
30 #include <asm/trampoline.h>
31 #include <asm/setup.h>
32 #include <asm/smp.h>
33
34 #include <asm/apic.h>
35 /*
36 * Checksum an MP configuration block.
37 */
38
39 static int __init mpf_checksum(unsigned char *mp, int len)
40 {
41 int sum = 0;
42
43 while (len--)
44 sum += *mp++;
45
46 return sum & 0xFF;
47 }
48
49 int __init default_mpc_apic_id(struct mpc_cpu *m)
50 {
51 return m->apicid;
52 }
53
54 static void __init MP_processor_info(struct mpc_cpu *m)
55 {
56 int apicid;
57 char *bootup_cpu = "";
58
59 if (!(m->cpuflag & CPU_ENABLED)) {
60 disabled_cpus++;
61 return;
62 }
63
64 apicid = x86_init.mpparse.mpc_apic_id(m);
65
66 if (m->cpuflag & CPU_BOOTPROCESSOR) {
67 bootup_cpu = " (Bootup-CPU)";
68 boot_cpu_physical_apicid = m->apicid;
69 }
70
71 printk(KERN_INFO "Processor #%d%s\n", m->apicid, bootup_cpu);
72 generic_processor_info(apicid, m->apicver);
73 }
74
75 #ifdef CONFIG_X86_IO_APIC
76 void __init default_mpc_oem_bus_info(struct mpc_bus *m, char *str)
77 {
78 memcpy(str, m->bustype, 6);
79 str[6] = 0;
80 apic_printk(APIC_VERBOSE, "Bus #%d is %s\n", m->busid, str);
81 }
82
83 static void __init MP_bus_info(struct mpc_bus *m)
84 {
85 char str[7];
86
87 x86_init.mpparse.mpc_oem_bus_info(m, str);
88
89 #if MAX_MP_BUSSES < 256
90 if (m->busid >= MAX_MP_BUSSES) {
91 printk(KERN_WARNING "MP table busid value (%d) for bustype %s "
92 " is too large, max. supported is %d\n",
93 m->busid, str, MAX_MP_BUSSES - 1);
94 return;
95 }
96 #endif
97
98 set_bit(m->busid, mp_bus_not_pci);
99 if (strncmp(str, BUSTYPE_ISA, sizeof(BUSTYPE_ISA) - 1) == 0) {
100 #if defined(CONFIG_EISA) || defined(CONFIG_MCA)
101 mp_bus_id_to_type[m->busid] = MP_BUS_ISA;
102 #endif
103 } else if (strncmp(str, BUSTYPE_PCI, sizeof(BUSTYPE_PCI) - 1) == 0) {
104 if (x86_init.mpparse.mpc_oem_pci_bus)
105 x86_init.mpparse.mpc_oem_pci_bus(m);
106
107 clear_bit(m->busid, mp_bus_not_pci);
108 #if defined(CONFIG_EISA) || defined(CONFIG_MCA)
109 mp_bus_id_to_type[m->busid] = MP_BUS_PCI;
110 } else if (strncmp(str, BUSTYPE_EISA, sizeof(BUSTYPE_EISA) - 1) == 0) {
111 mp_bus_id_to_type[m->busid] = MP_BUS_EISA;
112 } else if (strncmp(str, BUSTYPE_MCA, sizeof(BUSTYPE_MCA) - 1) == 0) {
113 mp_bus_id_to_type[m->busid] = MP_BUS_MCA;
114 #endif
115 } else
116 printk(KERN_WARNING "Unknown bustype %s - ignoring\n", str);
117 }
118
119 static void __init MP_ioapic_info(struct mpc_ioapic *m)
120 {
121 if (m->flags & MPC_APIC_USABLE)
122 mp_register_ioapic(m->apicid, m->apicaddr, gsi_top);
123 }
124
125 static void __init print_mp_irq_info(struct mpc_intsrc *mp_irq)
126 {
127 apic_printk(APIC_VERBOSE, "Int: type %d, pol %d, trig %d, bus %02x,"
128 " IRQ %02x, APIC ID %x, APIC INT %02x\n",
129 mp_irq->irqtype, mp_irq->irqflag & 3,
130 (mp_irq->irqflag >> 2) & 3, mp_irq->srcbus,
131 mp_irq->srcbusirq, mp_irq->dstapic, mp_irq->dstirq);
132 }
133
134 #else /* CONFIG_X86_IO_APIC */
135 static inline void __init MP_bus_info(struct mpc_bus *m) {}
136 static inline void __init MP_ioapic_info(struct mpc_ioapic *m) {}
137 #endif /* CONFIG_X86_IO_APIC */
138
139 static void __init MP_lintsrc_info(struct mpc_lintsrc *m)
140 {
141 apic_printk(APIC_VERBOSE, "Lint: type %d, pol %d, trig %d, bus %02x,"
142 " IRQ %02x, APIC ID %x, APIC LINT %02x\n",
143 m->irqtype, m->irqflag & 3, (m->irqflag >> 2) & 3, m->srcbusid,
144 m->srcbusirq, m->destapic, m->destapiclint);
145 }
146
147 /*
148 * Read/parse the MPC
149 */
150 static int __init smp_check_mpc(struct mpc_table *mpc, char *oem, char *str)
151 {
152
153 if (memcmp(mpc->signature, MPC_SIGNATURE, 4)) {
154 printk(KERN_ERR "MPTABLE: bad signature [%c%c%c%c]!\n",
155 mpc->signature[0], mpc->signature[1],
156 mpc->signature[2], mpc->signature[3]);
157 return 0;
158 }
159 if (mpf_checksum((unsigned char *)mpc, mpc->length)) {
160 printk(KERN_ERR "MPTABLE: checksum error!\n");
161 return 0;
162 }
163 if (mpc->spec != 0x01 && mpc->spec != 0x04) {
164 printk(KERN_ERR "MPTABLE: bad table version (%d)!!\n",
165 mpc->spec);
166 return 0;
167 }
168 if (!mpc->lapic) {
169 printk(KERN_ERR "MPTABLE: null local APIC address!\n");
170 return 0;
171 }
172 memcpy(oem, mpc->oem, 8);
173 oem[8] = 0;
174 printk(KERN_INFO "MPTABLE: OEM ID: %s\n", oem);
175
176 memcpy(str, mpc->productid, 12);
177 str[12] = 0;
178
179 printk(KERN_INFO "MPTABLE: Product ID: %s\n", str);
180
181 printk(KERN_INFO "MPTABLE: APIC at: 0x%X\n", mpc->lapic);
182
183 return 1;
184 }
185
186 static void skip_entry(unsigned char **ptr, int *count, int size)
187 {
188 *ptr += size;
189 *count += size;
190 }
191
192 static void __init smp_dump_mptable(struct mpc_table *mpc, unsigned char *mpt)
193 {
194 printk(KERN_ERR "Your mptable is wrong, contact your HW vendor!\n"
195 "type %x\n", *mpt);
196 print_hex_dump(KERN_ERR, " ", DUMP_PREFIX_ADDRESS, 16,
197 1, mpc, mpc->length, 1);
198 }
199
200 void __init default_smp_read_mpc_oem(struct mpc_table *mpc) { }
201
202 static int __init smp_read_mpc(struct mpc_table *mpc, unsigned early)
203 {
204 char str[16];
205 char oem[10];
206
207 int count = sizeof(*mpc);
208 unsigned char *mpt = ((unsigned char *)mpc) + count;
209
210 if (!smp_check_mpc(mpc, oem, str))
211 return 0;
212
213 #ifdef CONFIG_X86_32
214 generic_mps_oem_check(mpc, oem, str);
215 #endif
216 /* Initialize the lapic mapping */
217 if (!acpi_lapic)
218 register_lapic_address(mpc->lapic);
219
220 if (early)
221 return 1;
222
223 if (mpc->oemptr)
224 x86_init.mpparse.smp_read_mpc_oem(mpc);
225
226 /*
227 * Now process the configuration blocks.
228 */
229 x86_init.mpparse.mpc_record(0);
230
231 while (count < mpc->length) {
232 switch (*mpt) {
233 case MP_PROCESSOR:
234 /* ACPI may have already provided this data */
235 if (!acpi_lapic)
236 MP_processor_info((struct mpc_cpu *)mpt);
237 skip_entry(&mpt, &count, sizeof(struct mpc_cpu));
238 break;
239 case MP_BUS:
240 MP_bus_info((struct mpc_bus *)mpt);
241 skip_entry(&mpt, &count, sizeof(struct mpc_bus));
242 break;
243 case MP_IOAPIC:
244 MP_ioapic_info((struct mpc_ioapic *)mpt);
245 skip_entry(&mpt, &count, sizeof(struct mpc_ioapic));
246 break;
247 case MP_INTSRC:
248 mp_save_irq((struct mpc_intsrc *)mpt);
249 skip_entry(&mpt, &count, sizeof(struct mpc_intsrc));
250 break;
251 case MP_LINTSRC:
252 MP_lintsrc_info((struct mpc_lintsrc *)mpt);
253 skip_entry(&mpt, &count, sizeof(struct mpc_lintsrc));
254 break;
255 default:
256 /* wrong mptable */
257 smp_dump_mptable(mpc, mpt);
258 count = mpc->length;
259 break;
260 }
261 x86_init.mpparse.mpc_record(1);
262 }
263
264 if (!num_processors)
265 printk(KERN_ERR "MPTABLE: no processors registered!\n");
266 return num_processors;
267 }
268
269 #ifdef CONFIG_X86_IO_APIC
270
271 static int __init ELCR_trigger(unsigned int irq)
272 {
273 unsigned int port;
274
275 port = 0x4d0 + (irq >> 3);
276 return (inb(port) >> (irq & 7)) & 1;
277 }
278
279 static void __init construct_default_ioirq_mptable(int mpc_default_type)
280 {
281 struct mpc_intsrc intsrc;
282 int i;
283 int ELCR_fallback = 0;
284
285 intsrc.type = MP_INTSRC;
286 intsrc.irqflag = 0; /* conforming */
287 intsrc.srcbus = 0;
288 intsrc.dstapic = mpc_ioapic_id(0);
289
290 intsrc.irqtype = mp_INT;
291
292 /*
293 * If true, we have an ISA/PCI system with no IRQ entries
294 * in the MP table. To prevent the PCI interrupts from being set up
295 * incorrectly, we try to use the ELCR. The sanity check to see if
296 * there is good ELCR data is very simple - IRQ0, 1, 2 and 13 can
297 * never be level sensitive, so we simply see if the ELCR agrees.
298 * If it does, we assume it's valid.
299 */
300 if (mpc_default_type == 5) {
301 printk(KERN_INFO "ISA/PCI bus type with no IRQ information... "
302 "falling back to ELCR\n");
303
304 if (ELCR_trigger(0) || ELCR_trigger(1) || ELCR_trigger(2) ||
305 ELCR_trigger(13))
306 printk(KERN_ERR "ELCR contains invalid data... "
307 "not using ELCR\n");
308 else {
309 printk(KERN_INFO
310 "Using ELCR to identify PCI interrupts\n");
311 ELCR_fallback = 1;
312 }
313 }
314
315 for (i = 0; i < 16; i++) {
316 switch (mpc_default_type) {
317 case 2:
318 if (i == 0 || i == 13)
319 continue; /* IRQ0 & IRQ13 not connected */
320 /* fall through */
321 default:
322 if (i == 2)
323 continue; /* IRQ2 is never connected */
324 }
325
326 if (ELCR_fallback) {
327 /*
328 * If the ELCR indicates a level-sensitive interrupt, we
329 * copy that information over to the MP table in the
330 * irqflag field (level sensitive, active high polarity).
331 */
332 if (ELCR_trigger(i))
333 intsrc.irqflag = 13;
334 else
335 intsrc.irqflag = 0;
336 }
337
338 intsrc.srcbusirq = i;
339 intsrc.dstirq = i ? i : 2; /* IRQ0 to INTIN2 */
340 mp_save_irq(&intsrc);
341 }
342
343 intsrc.irqtype = mp_ExtINT;
344 intsrc.srcbusirq = 0;
345 intsrc.dstirq = 0; /* 8259A to INTIN0 */
346 mp_save_irq(&intsrc);
347 }
348
349
350 static void __init construct_ioapic_table(int mpc_default_type)
351 {
352 struct mpc_ioapic ioapic;
353 struct mpc_bus bus;
354
355 bus.type = MP_BUS;
356 bus.busid = 0;
357 switch (mpc_default_type) {
358 default:
359 printk(KERN_ERR "???\nUnknown standard configuration %d\n",
360 mpc_default_type);
361 /* fall through */
362 case 1:
363 case 5:
364 memcpy(bus.bustype, "ISA ", 6);
365 break;
366 case 2:
367 case 6:
368 case 3:
369 memcpy(bus.bustype, "EISA ", 6);
370 break;
371 case 4:
372 case 7:
373 memcpy(bus.bustype, "MCA ", 6);
374 }
375 MP_bus_info(&bus);
376 if (mpc_default_type > 4) {
377 bus.busid = 1;
378 memcpy(bus.bustype, "PCI ", 6);
379 MP_bus_info(&bus);
380 }
381
382 ioapic.type = MP_IOAPIC;
383 ioapic.apicid = 2;
384 ioapic.apicver = mpc_default_type > 4 ? 0x10 : 0x01;
385 ioapic.flags = MPC_APIC_USABLE;
386 ioapic.apicaddr = IO_APIC_DEFAULT_PHYS_BASE;
387 MP_ioapic_info(&ioapic);
388
389 /*
390 * We set up most of the low 16 IO-APIC pins according to MPS rules.
391 */
392 construct_default_ioirq_mptable(mpc_default_type);
393 }
394 #else
395 static inline void __init construct_ioapic_table(int mpc_default_type) { }
396 #endif
397
398 static inline void __init construct_default_ISA_mptable(int mpc_default_type)
399 {
400 struct mpc_cpu processor;
401 struct mpc_lintsrc lintsrc;
402 int linttypes[2] = { mp_ExtINT, mp_NMI };
403 int i;
404
405 /*
406 * local APIC has default address
407 */
408 mp_lapic_addr = APIC_DEFAULT_PHYS_BASE;
409
410 /*
411 * 2 CPUs, numbered 0 & 1.
412 */
413 processor.type = MP_PROCESSOR;
414 /* Either an integrated APIC or a discrete 82489DX. */
415 processor.apicver = mpc_default_type > 4 ? 0x10 : 0x01;
416 processor.cpuflag = CPU_ENABLED;
417 processor.cpufeature = (boot_cpu_data.x86 << 8) |
418 (boot_cpu_data.x86_model << 4) | boot_cpu_data.x86_mask;
419 processor.featureflag = boot_cpu_data.x86_capability[0];
420 processor.reserved[0] = 0;
421 processor.reserved[1] = 0;
422 for (i = 0; i < 2; i++) {
423 processor.apicid = i;
424 MP_processor_info(&processor);
425 }
426
427 construct_ioapic_table(mpc_default_type);
428
429 lintsrc.type = MP_LINTSRC;
430 lintsrc.irqflag = 0; /* conforming */
431 lintsrc.srcbusid = 0;
432 lintsrc.srcbusirq = 0;
433 lintsrc.destapic = MP_APIC_ALL;
434 for (i = 0; i < 2; i++) {
435 lintsrc.irqtype = linttypes[i];
436 lintsrc.destapiclint = i;
437 MP_lintsrc_info(&lintsrc);
438 }
439 }
440
441 static struct mpf_intel *mpf_found;
442
443 static unsigned long __init get_mpc_size(unsigned long physptr)
444 {
445 struct mpc_table *mpc;
446 unsigned long size;
447
448 mpc = early_ioremap(physptr, PAGE_SIZE);
449 size = mpc->length;
450 early_iounmap(mpc, PAGE_SIZE);
451 apic_printk(APIC_VERBOSE, " mpc: %lx-%lx\n", physptr, physptr + size);
452
453 return size;
454 }
455
456 static int __init check_physptr(struct mpf_intel *mpf, unsigned int early)
457 {
458 struct mpc_table *mpc;
459 unsigned long size;
460
461 size = get_mpc_size(mpf->physptr);
462 mpc = early_ioremap(mpf->physptr, size);
463 /*
464 * Read the physical hardware table. Anything here will
465 * override the defaults.
466 */
467 if (!smp_read_mpc(mpc, early)) {
468 #ifdef CONFIG_X86_LOCAL_APIC
469 smp_found_config = 0;
470 #endif
471 printk(KERN_ERR "BIOS bug, MP table errors detected!...\n"
472 "... disabling SMP support. (tell your hw vendor)\n");
473 early_iounmap(mpc, size);
474 return -1;
475 }
476 early_iounmap(mpc, size);
477
478 if (early)
479 return -1;
480
481 #ifdef CONFIG_X86_IO_APIC
482 /*
483 * If there are no explicit MP IRQ entries, then we are
484 * broken. We set up most of the low 16 IO-APIC pins to
485 * ISA defaults and hope it will work.
486 */
487 if (!mp_irq_entries) {
488 struct mpc_bus bus;
489
490 printk(KERN_ERR "BIOS bug, no explicit IRQ entries, "
491 "using default mptable. (tell your hw vendor)\n");
492
493 bus.type = MP_BUS;
494 bus.busid = 0;
495 memcpy(bus.bustype, "ISA ", 6);
496 MP_bus_info(&bus);
497
498 construct_default_ioirq_mptable(0);
499 }
500 #endif
501
502 return 0;
503 }
504
505 /*
506 * Scan the memory blocks for an SMP configuration block.
507 */
508 void __init default_get_smp_config(unsigned int early)
509 {
510 struct mpf_intel *mpf = mpf_found;
511
512 if (!mpf)
513 return;
514
515 if (acpi_lapic && early)
516 return;
517
518 /*
519 * MPS doesn't support hyperthreading, aka only have
520 * thread 0 apic id in MPS table
521 */
522 if (acpi_lapic && acpi_ioapic)
523 return;
524
525 printk(KERN_INFO "Intel MultiProcessor Specification v1.%d\n",
526 mpf->specification);
527 #if defined(CONFIG_X86_LOCAL_APIC) && defined(CONFIG_X86_32)
528 if (mpf->feature2 & (1 << 7)) {
529 printk(KERN_INFO " IMCR and PIC compatibility mode.\n");
530 pic_mode = 1;
531 } else {
532 printk(KERN_INFO " Virtual Wire compatibility mode.\n");
533 pic_mode = 0;
534 }
535 #endif
536 /*
537 * Now see if we need to read further.
538 */
539 if (mpf->feature1 != 0) {
540 if (early) {
541 /*
542 * local APIC has default address
543 */
544 mp_lapic_addr = APIC_DEFAULT_PHYS_BASE;
545 return;
546 }
547
548 printk(KERN_INFO "Default MP configuration #%d\n",
549 mpf->feature1);
550 construct_default_ISA_mptable(mpf->feature1);
551
552 } else if (mpf->physptr) {
553 if (check_physptr(mpf, early))
554 return;
555 } else
556 BUG();
557
558 if (!early)
559 printk(KERN_INFO "Processors: %d\n", num_processors);
560 /*
561 * Only use the first configuration found.
562 */
563 }
564
565 static void __init smp_reserve_memory(struct mpf_intel *mpf)
566 {
567 memblock_reserve(mpf->physptr, get_mpc_size(mpf->physptr));
568 }
569
570 static int __init smp_scan_config(unsigned long base, unsigned long length)
571 {
572 unsigned int *bp = phys_to_virt(base);
573 struct mpf_intel *mpf;
574 unsigned long mem;
575
576 apic_printk(APIC_VERBOSE, "Scan SMP from %p for %ld bytes.\n",
577 bp, length);
578 BUILD_BUG_ON(sizeof(*mpf) != 16);
579
580 while (length > 0) {
581 mpf = (struct mpf_intel *)bp;
582 if ((*bp == SMP_MAGIC_IDENT) &&
583 (mpf->length == 1) &&
584 !mpf_checksum((unsigned char *)bp, 16) &&
585 ((mpf->specification == 1)
586 || (mpf->specification == 4))) {
587 #ifdef CONFIG_X86_LOCAL_APIC
588 smp_found_config = 1;
589 #endif
590 mpf_found = mpf;
591
592 printk(KERN_INFO "found SMP MP-table at [%p] %llx\n",
593 mpf, (u64)virt_to_phys(mpf));
594
595 mem = virt_to_phys(mpf);
596 memblock_reserve(mem, sizeof(*mpf));
597 if (mpf->physptr)
598 smp_reserve_memory(mpf);
599
600 return 1;
601 }
602 bp += 4;
603 length -= 16;
604 }
605 return 0;
606 }
607
608 void __init default_find_smp_config(void)
609 {
610 unsigned int address;
611
612 /*
613 * FIXME: Linux assumes you have 640K of base ram..
614 * this continues the error...
615 *
616 * 1) Scan the bottom 1K for a signature
617 * 2) Scan the top 1K of base RAM
618 * 3) Scan the 64K of bios
619 */
620 if (smp_scan_config(0x0, 0x400) ||
621 smp_scan_config(639 * 0x400, 0x400) ||
622 smp_scan_config(0xF0000, 0x10000))
623 return;
624 /*
625 * If it is an SMP machine we should know now, unless the
626 * configuration is in an EISA/MCA bus machine with an
627 * extended bios data area.
628 *
629 * there is a real-mode segmented pointer pointing to the
630 * 4K EBDA area at 0x40E, calculate and scan it here.
631 *
632 * NOTE! There are Linux loaders that will corrupt the EBDA
633 * area, and as such this kind of SMP config may be less
634 * trustworthy, simply because the SMP table may have been
635 * stomped on during early boot. These loaders are buggy and
636 * should be fixed.
637 *
638 * MP1.4 SPEC states to only scan first 1K of 4K EBDA.
639 */
640
641 address = get_bios_ebda();
642 if (address)
643 smp_scan_config(address, 0x400);
644 }
645
646 #ifdef CONFIG_X86_IO_APIC
647 static u8 __initdata irq_used[MAX_IRQ_SOURCES];
648
649 static int __init get_MP_intsrc_index(struct mpc_intsrc *m)
650 {
651 int i;
652
653 if (m->irqtype != mp_INT)
654 return 0;
655
656 if (m->irqflag != 0x0f)
657 return 0;
658
659 /* not legacy */
660
661 for (i = 0; i < mp_irq_entries; i++) {
662 if (mp_irqs[i].irqtype != mp_INT)
663 continue;
664
665 if (mp_irqs[i].irqflag != 0x0f)
666 continue;
667
668 if (mp_irqs[i].srcbus != m->srcbus)
669 continue;
670 if (mp_irqs[i].srcbusirq != m->srcbusirq)
671 continue;
672 if (irq_used[i]) {
673 /* already claimed */
674 return -2;
675 }
676 irq_used[i] = 1;
677 return i;
678 }
679
680 /* not found */
681 return -1;
682 }
683
684 #define SPARE_SLOT_NUM 20
685
686 static struct mpc_intsrc __initdata *m_spare[SPARE_SLOT_NUM];
687
688 static void __init check_irq_src(struct mpc_intsrc *m, int *nr_m_spare)
689 {
690 int i;
691
692 apic_printk(APIC_VERBOSE, "OLD ");
693 print_mp_irq_info(m);
694
695 i = get_MP_intsrc_index(m);
696 if (i > 0) {
697 memcpy(m, &mp_irqs[i], sizeof(*m));
698 apic_printk(APIC_VERBOSE, "NEW ");
699 print_mp_irq_info(&mp_irqs[i]);
700 return;
701 }
702 if (!i) {
703 /* legacy, do nothing */
704 return;
705 }
706 if (*nr_m_spare < SPARE_SLOT_NUM) {
707 /*
708 * not found (-1), or duplicated (-2) are invalid entries,
709 * we need to use the slot later
710 */
711 m_spare[*nr_m_spare] = m;
712 *nr_m_spare += 1;
713 }
714 }
715
716 static int __init
717 check_slot(unsigned long mpc_new_phys, unsigned long mpc_new_length, int count)
718 {
719 if (!mpc_new_phys || count <= mpc_new_length) {
720 WARN(1, "update_mptable: No spare slots (length: %x)\n", count);
721 return -1;
722 }
723
724 return 0;
725 }
726 #else /* CONFIG_X86_IO_APIC */
727 static
728 inline void __init check_irq_src(struct mpc_intsrc *m, int *nr_m_spare) {}
729 #endif /* CONFIG_X86_IO_APIC */
730
731 static int __init replace_intsrc_all(struct mpc_table *mpc,
732 unsigned long mpc_new_phys,
733 unsigned long mpc_new_length)
734 {
735 #ifdef CONFIG_X86_IO_APIC
736 int i;
737 #endif
738 int count = sizeof(*mpc);
739 int nr_m_spare = 0;
740 unsigned char *mpt = ((unsigned char *)mpc) + count;
741
742 printk(KERN_INFO "mpc_length %x\n", mpc->length);
743 while (count < mpc->length) {
744 switch (*mpt) {
745 case MP_PROCESSOR:
746 skip_entry(&mpt, &count, sizeof(struct mpc_cpu));
747 break;
748 case MP_BUS:
749 skip_entry(&mpt, &count, sizeof(struct mpc_bus));
750 break;
751 case MP_IOAPIC:
752 skip_entry(&mpt, &count, sizeof(struct mpc_ioapic));
753 break;
754 case MP_INTSRC:
755 check_irq_src((struct mpc_intsrc *)mpt, &nr_m_spare);
756 skip_entry(&mpt, &count, sizeof(struct mpc_intsrc));
757 break;
758 case MP_LINTSRC:
759 skip_entry(&mpt, &count, sizeof(struct mpc_lintsrc));
760 break;
761 default:
762 /* wrong mptable */
763 smp_dump_mptable(mpc, mpt);
764 goto out;
765 }
766 }
767
768 #ifdef CONFIG_X86_IO_APIC
769 for (i = 0; i < mp_irq_entries; i++) {
770 if (irq_used[i])
771 continue;
772
773 if (mp_irqs[i].irqtype != mp_INT)
774 continue;
775
776 if (mp_irqs[i].irqflag != 0x0f)
777 continue;
778
779 if (nr_m_spare > 0) {
780 apic_printk(APIC_VERBOSE, "*NEW* found\n");
781 nr_m_spare--;
782 memcpy(m_spare[nr_m_spare], &mp_irqs[i], sizeof(mp_irqs[i]));
783 m_spare[nr_m_spare] = NULL;
784 } else {
785 struct mpc_intsrc *m = (struct mpc_intsrc *)mpt;
786 count += sizeof(struct mpc_intsrc);
787 if (check_slot(mpc_new_phys, mpc_new_length, count) < 0)
788 goto out;
789 memcpy(m, &mp_irqs[i], sizeof(*m));
790 mpc->length = count;
791 mpt += sizeof(struct mpc_intsrc);
792 }
793 print_mp_irq_info(&mp_irqs[i]);
794 }
795 #endif
796 out:
797 /* update checksum */
798 mpc->checksum = 0;
799 mpc->checksum -= mpf_checksum((unsigned char *)mpc, mpc->length);
800
801 return 0;
802 }
803
804 int enable_update_mptable;
805
806 static int __init update_mptable_setup(char *str)
807 {
808 enable_update_mptable = 1;
809 #ifdef CONFIG_PCI
810 pci_routeirq = 1;
811 #endif
812 return 0;
813 }
814 early_param("update_mptable", update_mptable_setup);
815
816 static unsigned long __initdata mpc_new_phys;
817 static unsigned long mpc_new_length __initdata = 4096;
818
819 /* alloc_mptable or alloc_mptable=4k */
820 static int __initdata alloc_mptable;
821 static int __init parse_alloc_mptable_opt(char *p)
822 {
823 enable_update_mptable = 1;
824 #ifdef CONFIG_PCI
825 pci_routeirq = 1;
826 #endif
827 alloc_mptable = 1;
828 if (!p)
829 return 0;
830 mpc_new_length = memparse(p, &p);
831 return 0;
832 }
833 early_param("alloc_mptable", parse_alloc_mptable_opt);
834
835 void __init early_reserve_e820_mpc_new(void)
836 {
837 if (enable_update_mptable && alloc_mptable)
838 mpc_new_phys = early_reserve_e820(mpc_new_length, 4);
839 }
840
841 static int __init update_mp_table(void)
842 {
843 char str[16];
844 char oem[10];
845 struct mpf_intel *mpf;
846 struct mpc_table *mpc, *mpc_new;
847
848 if (!enable_update_mptable)
849 return 0;
850
851 mpf = mpf_found;
852 if (!mpf)
853 return 0;
854
855 /*
856 * Now see if we need to go further.
857 */
858 if (mpf->feature1 != 0)
859 return 0;
860
861 if (!mpf->physptr)
862 return 0;
863
864 mpc = phys_to_virt(mpf->physptr);
865
866 if (!smp_check_mpc(mpc, oem, str))
867 return 0;
868
869 printk(KERN_INFO "mpf: %llx\n", (u64)virt_to_phys(mpf));
870 printk(KERN_INFO "physptr: %x\n", mpf->physptr);
871
872 if (mpc_new_phys && mpc->length > mpc_new_length) {
873 mpc_new_phys = 0;
874 printk(KERN_INFO "mpc_new_length is %ld, please use alloc_mptable=8k\n",
875 mpc_new_length);
876 }
877
878 if (!mpc_new_phys) {
879 unsigned char old, new;
880 /* check if we can change the position */
881 mpc->checksum = 0;
882 old = mpf_checksum((unsigned char *)mpc, mpc->length);
883 mpc->checksum = 0xff;
884 new = mpf_checksum((unsigned char *)mpc, mpc->length);
885 if (old == new) {
886 printk(KERN_INFO "mpc is readonly, please try alloc_mptable instead\n");
887 return 0;
888 }
889 printk(KERN_INFO "use in-position replacing\n");
890 } else {
891 mpf->physptr = mpc_new_phys;
892 mpc_new = phys_to_virt(mpc_new_phys);
893 memcpy(mpc_new, mpc, mpc->length);
894 mpc = mpc_new;
895 /* check if we can modify that */
896 if (mpc_new_phys - mpf->physptr) {
897 struct mpf_intel *mpf_new;
898 /* steal 16 bytes from [0, 1k) */
899 printk(KERN_INFO "mpf new: %x\n", 0x400 - 16);
900 mpf_new = phys_to_virt(0x400 - 16);
901 memcpy(mpf_new, mpf, 16);
902 mpf = mpf_new;
903 mpf->physptr = mpc_new_phys;
904 }
905 mpf->checksum = 0;
906 mpf->checksum -= mpf_checksum((unsigned char *)mpf, 16);
907 printk(KERN_INFO "physptr new: %x\n", mpf->physptr);
908 }
909
910 /*
911 * only replace the one with mp_INT and
912 * MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
913 * already in mp_irqs , stored by ... and mp_config_acpi_gsi,
914 * may need pci=routeirq for all coverage
915 */
916 replace_intsrc_all(mpc, mpc_new_phys, mpc_new_length);
917
918 return 0;
919 }
920
921 late_initcall(update_mp_table);