?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
spi-topcliff-pch: add recovery processing in case wait-event timeout
[zen-stable.git] / drivers / scsi / mvsas / mv_init.c
blob6f589195746c3e7ba1774c6084e9753c9f3bd783
1 /*
2 * Marvell 88SE64xx/88SE94xx pci init
3 *
4 * Copyright 2007 Red Hat, Inc.
5 * Copyright 2008 Marvell. <kewei@marvell.com>
6 * Copyright 2009-2011 Marvell. <yuxiangl@marvell.com>
7 *
8 * This file is licensed under GPLv2.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; version 2 of the
13 * License.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
23 * USA
24 */
25
26
27 #include "mv_sas.h"
28
29 static int lldd_max_execute_num = 1;
30 module_param_named(collector, lldd_max_execute_num, int, S_IRUGO);
31 MODULE_PARM_DESC(collector, "\n"
32 "\tIf greater than one, tells the SAS Layer to run in Task Collector\n"
33 "\tMode. If 1 or 0, tells the SAS Layer to run in Direct Mode.\n"
34 "\tThe mvsas SAS LLDD supports both modes.\n"
35 "\tDefault: 1 (Direct Mode).\n");
36
37 int interrupt_coalescing = 0x80;
38
39 static struct scsi_transport_template *mvs_stt;
40 struct kmem_cache *mvs_task_list_cache;
41 static const struct mvs_chip_info mvs_chips[] = {
42 [chip_6320] = { 1, 2, 0x400, 17, 16, 6, 9, &mvs_64xx_dispatch, },
43 [chip_6440] = { 1, 4, 0x400, 17, 16, 6, 9, &mvs_64xx_dispatch, },
44 [chip_6485] = { 1, 8, 0x800, 33, 32, 6, 10, &mvs_64xx_dispatch, },
45 [chip_9180] = { 2, 4, 0x800, 17, 64, 8, 9, &mvs_94xx_dispatch, },
46 [chip_9480] = { 2, 4, 0x800, 17, 64, 8, 9, &mvs_94xx_dispatch, },
47 [chip_9445] = { 1, 4, 0x800, 17, 64, 8, 11, &mvs_94xx_dispatch, },
48 [chip_9485] = { 2, 4, 0x800, 17, 64, 8, 11, &mvs_94xx_dispatch, },
49 [chip_1300] = { 1, 4, 0x400, 17, 16, 6, 9, &mvs_64xx_dispatch, },
50 [chip_1320] = { 2, 4, 0x800, 17, 64, 8, 9, &mvs_94xx_dispatch, },
51 };
52
53 struct device_attribute *mvst_host_attrs[];
54
55 #define SOC_SAS_NUM 2
56
57 static struct scsi_host_template mvs_sht = {
58 .module = THIS_MODULE,
59 .name = DRV_NAME,
60 .queuecommand = sas_queuecommand,
61 .target_alloc = sas_target_alloc,
62 .slave_configure = sas_slave_configure,
63 .slave_destroy = sas_slave_destroy,
64 .scan_finished = mvs_scan_finished,
65 .scan_start = mvs_scan_start,
66 .change_queue_depth = sas_change_queue_depth,
67 .change_queue_type = sas_change_queue_type,
68 .bios_param = sas_bios_param,
69 .can_queue = 1,
70 .cmd_per_lun = 1,
71 .this_id = -1,
72 .sg_tablesize = SG_ALL,
73 .max_sectors = SCSI_DEFAULT_MAX_SECTORS,
74 .use_clustering = ENABLE_CLUSTERING,
75 .eh_device_reset_handler = sas_eh_device_reset_handler,
76 .eh_bus_reset_handler = sas_eh_bus_reset_handler,
77 .slave_alloc = sas_slave_alloc,
78 .target_destroy = sas_target_destroy,
79 .ioctl = sas_ioctl,
80 .shost_attrs = mvst_host_attrs,
81 };
82
83 static struct sas_domain_function_template mvs_transport_ops = {
84 .lldd_dev_found = mvs_dev_found,
85 .lldd_dev_gone = mvs_dev_gone,
86 .lldd_execute_task = mvs_queue_command,
87 .lldd_control_phy = mvs_phy_control,
88
89 .lldd_abort_task = mvs_abort_task,
90 .lldd_abort_task_set = mvs_abort_task_set,
91 .lldd_clear_aca = mvs_clear_aca,
92 .lldd_clear_task_set = mvs_clear_task_set,
93 .lldd_I_T_nexus_reset = mvs_I_T_nexus_reset,
94 .lldd_lu_reset = mvs_lu_reset,
95 .lldd_query_task = mvs_query_task,
96 .lldd_port_formed = mvs_port_formed,
97 .lldd_port_deformed = mvs_port_deformed,
98
99 };
100
101 static void __devinit mvs_phy_init(struct mvs_info *mvi, int phy_id)
102 {
103 struct mvs_phy *phy = &mvi->phy[phy_id];
104 struct asd_sas_phy *sas_phy = &phy->sas_phy;
105
106 phy->mvi = mvi;
107 phy->port = NULL;
108 init_timer(&phy->timer);
109 sas_phy->enabled = (phy_id < mvi->chip->n_phy) ? 1 : 0;
110 sas_phy->class = SAS;
111 sas_phy->iproto = SAS_PROTOCOL_ALL;
112 sas_phy->tproto = 0;
113 sas_phy->type = PHY_TYPE_PHYSICAL;
114 sas_phy->role = PHY_ROLE_INITIATOR;
115 sas_phy->oob_mode = OOB_NOT_CONNECTED;
116 sas_phy->linkrate = SAS_LINK_RATE_UNKNOWN;
117
118 sas_phy->id = phy_id;
119 sas_phy->sas_addr = &mvi->sas_addr[0];
120 sas_phy->frame_rcvd = &phy->frame_rcvd[0];
121 sas_phy->ha = (struct sas_ha_struct *)mvi->shost->hostdata;
122 sas_phy->lldd_phy = phy;
123 }
124
125 static void mvs_free(struct mvs_info *mvi)
126 {
127 struct mvs_wq *mwq;
128 int slot_nr;
129
130 if (!mvi)
131 return;
132
133 if (mvi->flags & MVF_FLAG_SOC)
134 slot_nr = MVS_SOC_SLOTS;
135 else
136 slot_nr = MVS_CHIP_SLOT_SZ;
137
138 if (mvi->dma_pool)
139 pci_pool_destroy(mvi->dma_pool);
140
141 if (mvi->tx)
142 dma_free_coherent(mvi->dev,
143 sizeof(*mvi->tx) * MVS_CHIP_SLOT_SZ,
144 mvi->tx, mvi->tx_dma);
145 if (mvi->rx_fis)
146 dma_free_coherent(mvi->dev, MVS_RX_FISL_SZ,
147 mvi->rx_fis, mvi->rx_fis_dma);
148 if (mvi->rx)
149 dma_free_coherent(mvi->dev,
150 sizeof(*mvi->rx) * (MVS_RX_RING_SZ + 1),
151 mvi->rx, mvi->rx_dma);
152 if (mvi->slot)
153 dma_free_coherent(mvi->dev,
154 sizeof(*mvi->slot) * slot_nr,
155 mvi->slot, mvi->slot_dma);
156
157 if (mvi->bulk_buffer)
158 dma_free_coherent(mvi->dev, TRASH_BUCKET_SIZE,
159 mvi->bulk_buffer, mvi->bulk_buffer_dma);
160 if (mvi->bulk_buffer1)
161 dma_free_coherent(mvi->dev, TRASH_BUCKET_SIZE,
162 mvi->bulk_buffer1, mvi->bulk_buffer_dma1);
163
164 MVS_CHIP_DISP->chip_iounmap(mvi);
165 if (mvi->shost)
166 scsi_host_put(mvi->shost);
167 list_for_each_entry(mwq, &mvi->wq_list, entry)
168 cancel_delayed_work(&mwq->work_q);
169 kfree(mvi->tags);
170 kfree(mvi);
171 }
172
173 #ifdef CONFIG_SCSI_MVSAS_TASKLET
174 static void mvs_tasklet(unsigned long opaque)
175 {
176 u32 stat;
177 u16 core_nr, i = 0;
178
179 struct mvs_info *mvi;
180 struct sas_ha_struct *sha = (struct sas_ha_struct *)opaque;
181
182 core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
183 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[0];
184
185 if (unlikely(!mvi))
186 BUG_ON(1);
187
188 stat = MVS_CHIP_DISP->isr_status(mvi, mvi->pdev->irq);
189 if (!stat)
190 goto out;
191
192 for (i = 0; i < core_nr; i++) {
193 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[i];
194 MVS_CHIP_DISP->isr(mvi, mvi->pdev->irq, stat);
195 }
196 out:
197 MVS_CHIP_DISP->interrupt_enable(mvi);
198
199 }
200 #endif
201
202 static irqreturn_t mvs_interrupt(int irq, void *opaque)
203 {
204 u32 core_nr;
205 u32 stat;
206 struct mvs_info *mvi;
207 struct sas_ha_struct *sha = opaque;
208 #ifndef CONFIG_SCSI_MVSAS_TASKLET
209 u32 i;
210 #endif
211
212 core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
213 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[0];
214
215 if (unlikely(!mvi))
216 return IRQ_NONE;
217 #ifdef CONFIG_SCSI_MVSAS_TASKLET
218 MVS_CHIP_DISP->interrupt_disable(mvi);
219 #endif
220
221 stat = MVS_CHIP_DISP->isr_status(mvi, irq);
222 if (!stat) {
223 #ifdef CONFIG_SCSI_MVSAS_TASKLET
224 MVS_CHIP_DISP->interrupt_enable(mvi);
225 #endif
226 return IRQ_NONE;
227 }
228
229 #ifdef CONFIG_SCSI_MVSAS_TASKLET
230 tasklet_schedule(&((struct mvs_prv_info *)sha->lldd_ha)->mv_tasklet);
231 #else
232 for (i = 0; i < core_nr; i++) {
233 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[i];
234 MVS_CHIP_DISP->isr(mvi, irq, stat);
235 }
236 #endif
237 return IRQ_HANDLED;
238 }
239
240 static int __devinit mvs_alloc(struct mvs_info *mvi, struct Scsi_Host *shost)
241 {
242 int i = 0, slot_nr;
243 char pool_name[32];
244
245 if (mvi->flags & MVF_FLAG_SOC)
246 slot_nr = MVS_SOC_SLOTS;
247 else
248 slot_nr = MVS_CHIP_SLOT_SZ;
249
250 spin_lock_init(&mvi->lock);
251 for (i = 0; i < mvi->chip->n_phy; i++) {
252 mvs_phy_init(mvi, i);
253 mvi->port[i].wide_port_phymap = 0;
254 mvi->port[i].port_attached = 0;
255 INIT_LIST_HEAD(&mvi->port[i].list);
256 }
257 for (i = 0; i < MVS_MAX_DEVICES; i++) {
258 mvi->devices[i].taskfileset = MVS_ID_NOT_MAPPED;
259 mvi->devices[i].dev_type = NO_DEVICE;
260 mvi->devices[i].device_id = i;
261 mvi->devices[i].dev_status = MVS_DEV_NORMAL;
262 init_timer(&mvi->devices[i].timer);
263 }
264
265 /*
266 * alloc and init our DMA areas
267 */
268 mvi->tx = dma_alloc_coherent(mvi->dev,
269 sizeof(*mvi->tx) * MVS_CHIP_SLOT_SZ,
270 &mvi->tx_dma, GFP_KERNEL);
271 if (!mvi->tx)
272 goto err_out;
273 memset(mvi->tx, 0, sizeof(*mvi->tx) * MVS_CHIP_SLOT_SZ);
274 mvi->rx_fis = dma_alloc_coherent(mvi->dev, MVS_RX_FISL_SZ,
275 &mvi->rx_fis_dma, GFP_KERNEL);
276 if (!mvi->rx_fis)
277 goto err_out;
278 memset(mvi->rx_fis, 0, MVS_RX_FISL_SZ);
279
280 mvi->rx = dma_alloc_coherent(mvi->dev,
281 sizeof(*mvi->rx) * (MVS_RX_RING_SZ + 1),
282 &mvi->rx_dma, GFP_KERNEL);
283 if (!mvi->rx)
284 goto err_out;
285 memset(mvi->rx, 0, sizeof(*mvi->rx) * (MVS_RX_RING_SZ + 1));
286 mvi->rx[0] = cpu_to_le32(0xfff);
287 mvi->rx_cons = 0xfff;
288
289 mvi->slot = dma_alloc_coherent(mvi->dev,
290 sizeof(*mvi->slot) * slot_nr,
291 &mvi->slot_dma, GFP_KERNEL);
292 if (!mvi->slot)
293 goto err_out;
294 memset(mvi->slot, 0, sizeof(*mvi->slot) * slot_nr);
295
296 mvi->bulk_buffer = dma_alloc_coherent(mvi->dev,
297 TRASH_BUCKET_SIZE,
298 &mvi->bulk_buffer_dma, GFP_KERNEL);
299 if (!mvi->bulk_buffer)
300 goto err_out;
301
302 mvi->bulk_buffer1 = dma_alloc_coherent(mvi->dev,
303 TRASH_BUCKET_SIZE,
304 &mvi->bulk_buffer_dma1, GFP_KERNEL);
305 if (!mvi->bulk_buffer1)
306 goto err_out;
307
308 sprintf(pool_name, "%s%d", "mvs_dma_pool", mvi->id);
309 mvi->dma_pool = pci_pool_create(pool_name, mvi->pdev, MVS_SLOT_BUF_SZ, 16, 0);
310 if (!mvi->dma_pool) {
311 printk(KERN_DEBUG "failed to create dma pool %s.\n", pool_name);
312 goto err_out;
313 }
314 mvi->tags_num = slot_nr;
315
316 /* Initialize tags */
317 mvs_tag_init(mvi);
318 return 0;
319 err_out:
320 return 1;
321 }
322
323
324 int mvs_ioremap(struct mvs_info *mvi, int bar, int bar_ex)
325 {
326 unsigned long res_start, res_len, res_flag, res_flag_ex = 0;
327 struct pci_dev *pdev = mvi->pdev;
328 if (bar_ex != -1) {
329 /*
330 * ioremap main and peripheral registers
331 */
332 res_start = pci_resource_start(pdev, bar_ex);
333 res_len = pci_resource_len(pdev, bar_ex);
334 if (!res_start || !res_len)
335 goto err_out;
336
337 res_flag_ex = pci_resource_flags(pdev, bar_ex);
338 if (res_flag_ex & IORESOURCE_MEM) {
339 if (res_flag_ex & IORESOURCE_CACHEABLE)
340 mvi->regs_ex = ioremap(res_start, res_len);
341 else
342 mvi->regs_ex = ioremap_nocache(res_start,
343 res_len);
344 } else
345 mvi->regs_ex = (void *)res_start;
346 if (!mvi->regs_ex)
347 goto err_out;
348 }
349
350 res_start = pci_resource_start(pdev, bar);
351 res_len = pci_resource_len(pdev, bar);
352 if (!res_start || !res_len)
353 goto err_out;
354
355 res_flag = pci_resource_flags(pdev, bar);
356 if (res_flag & IORESOURCE_CACHEABLE)
357 mvi->regs = ioremap(res_start, res_len);
358 else
359 mvi->regs = ioremap_nocache(res_start, res_len);
360
361 if (!mvi->regs) {
362 if (mvi->regs_ex && (res_flag_ex & IORESOURCE_MEM))
363 iounmap(mvi->regs_ex);
364 mvi->regs_ex = NULL;
365 goto err_out;
366 }
367
368 return 0;
369 err_out:
370 return -1;
371 }
372
373 void mvs_iounmap(void __iomem *regs)
374 {
375 iounmap(regs);
376 }
377
378 static struct mvs_info *__devinit mvs_pci_alloc(struct pci_dev *pdev,
379 const struct pci_device_id *ent,
380 struct Scsi_Host *shost, unsigned int id)
381 {
382 struct mvs_info *mvi = NULL;
383 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
384
385 mvi = kzalloc(sizeof(*mvi) +
386 (1L << mvs_chips[ent->driver_data].slot_width) *
387 sizeof(struct mvs_slot_info), GFP_KERNEL);
388 if (!mvi)
389 return NULL;
390
391 mvi->pdev = pdev;
392 mvi->dev = &pdev->dev;
393 mvi->chip_id = ent->driver_data;
394 mvi->chip = &mvs_chips[mvi->chip_id];
395 INIT_LIST_HEAD(&mvi->wq_list);
396
397 ((struct mvs_prv_info *)sha->lldd_ha)->mvi[id] = mvi;
398 ((struct mvs_prv_info *)sha->lldd_ha)->n_phy = mvi->chip->n_phy;
399
400 mvi->id = id;
401 mvi->sas = sha;
402 mvi->shost = shost;
403
404 mvi->tags = kzalloc(MVS_CHIP_SLOT_SZ>>3, GFP_KERNEL);
405 if (!mvi->tags)
406 goto err_out;
407
408 if (MVS_CHIP_DISP->chip_ioremap(mvi))
409 goto err_out;
410 if (!mvs_alloc(mvi, shost))
411 return mvi;
412 err_out:
413 mvs_free(mvi);
414 return NULL;
415 }
416
417 static int pci_go_64(struct pci_dev *pdev)
418 {
419 int rc;
420
421 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(64))) {
422 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
423 if (rc) {
424 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
425 if (rc) {
426 dev_printk(KERN_ERR, &pdev->dev,
427 "64-bit DMA enable failed\n");
428 return rc;
429 }
430 }
431 } else {
432 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
433 if (rc) {
434 dev_printk(KERN_ERR, &pdev->dev,
435 "32-bit DMA enable failed\n");
436 return rc;
437 }
438 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
439 if (rc) {
440 dev_printk(KERN_ERR, &pdev->dev,
441 "32-bit consistent DMA enable failed\n");
442 return rc;
443 }
444 }
445
446 return rc;
447 }
448
449 static int __devinit mvs_prep_sas_ha_init(struct Scsi_Host *shost,
450 const struct mvs_chip_info *chip_info)
451 {
452 int phy_nr, port_nr; unsigned short core_nr;
453 struct asd_sas_phy **arr_phy;
454 struct asd_sas_port **arr_port;
455 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
456
457 core_nr = chip_info->n_host;
458 phy_nr = core_nr * chip_info->n_phy;
459 port_nr = phy_nr;
460
461 memset(sha, 0x00, sizeof(struct sas_ha_struct));
462 arr_phy = kcalloc(phy_nr, sizeof(void *), GFP_KERNEL);
463 arr_port = kcalloc(port_nr, sizeof(void *), GFP_KERNEL);
464 if (!arr_phy || !arr_port)
465 goto exit_free;
466
467 sha->sas_phy = arr_phy;
468 sha->sas_port = arr_port;
469 sha->core.shost = shost;
470
471 sha->lldd_ha = kzalloc(sizeof(struct mvs_prv_info), GFP_KERNEL);
472 if (!sha->lldd_ha)
473 goto exit_free;
474
475 ((struct mvs_prv_info *)sha->lldd_ha)->n_host = core_nr;
476
477 shost->transportt = mvs_stt;
478 shost->max_id = MVS_MAX_DEVICES;
479 shost->max_lun = ~0;
480 shost->max_channel = 1;
481 shost->max_cmd_len = 16;
482
483 return 0;
484 exit_free:
485 kfree(arr_phy);
486 kfree(arr_port);
487 return -1;
488
489 }
490
491 static void __devinit mvs_post_sas_ha_init(struct Scsi_Host *shost,
492 const struct mvs_chip_info *chip_info)
493 {
494 int can_queue, i = 0, j = 0;
495 struct mvs_info *mvi = NULL;
496 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
497 unsigned short nr_core = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
498
499 for (j = 0; j < nr_core; j++) {
500 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[j];
501 for (i = 0; i < chip_info->n_phy; i++) {
502 sha->sas_phy[j * chip_info->n_phy + i] =
503 &mvi->phy[i].sas_phy;
504 sha->sas_port[j * chip_info->n_phy + i] =
505 &mvi->port[i].sas_port;
506 }
507 }
508
509 sha->sas_ha_name = DRV_NAME;
510 sha->dev = mvi->dev;
511 sha->lldd_module = THIS_MODULE;
512 sha->sas_addr = &mvi->sas_addr[0];
513
514 sha->num_phys = nr_core * chip_info->n_phy;
515
516 sha->lldd_max_execute_num = lldd_max_execute_num;
517
518 if (mvi->flags & MVF_FLAG_SOC)
519 can_queue = MVS_SOC_CAN_QUEUE;
520 else
521 can_queue = MVS_CHIP_SLOT_SZ;
522
523 sha->lldd_queue_size = can_queue;
524 shost->sg_tablesize = min_t(u16, SG_ALL, MVS_MAX_SG);
525 shost->can_queue = can_queue;
526 mvi->shost->cmd_per_lun = MVS_QUEUE_SIZE;
527 sha->core.shost = mvi->shost;
528 }
529
530 static void mvs_init_sas_add(struct mvs_info *mvi)
531 {
532 u8 i;
533 for (i = 0; i < mvi->chip->n_phy; i++) {
534 mvi->phy[i].dev_sas_addr = 0x5005043011ab0000ULL;
535 mvi->phy[i].dev_sas_addr =
536 cpu_to_be64((u64)(*(u64 *)&mvi->phy[i].dev_sas_addr));
537 }
538
539 memcpy(mvi->sas_addr, &mvi->phy[0].dev_sas_addr, SAS_ADDR_SIZE);
540 }
541
542 static int __devinit mvs_pci_init(struct pci_dev *pdev,
543 const struct pci_device_id *ent)
544 {
545 unsigned int rc, nhost = 0;
546 struct mvs_info *mvi;
547 struct mvs_prv_info *mpi;
548 irq_handler_t irq_handler = mvs_interrupt;
549 struct Scsi_Host *shost = NULL;
550 const struct mvs_chip_info *chip;
551
552 dev_printk(KERN_INFO, &pdev->dev,
553 "mvsas: driver version %s\n", DRV_VERSION);
554 rc = pci_enable_device(pdev);
555 if (rc)
556 goto err_out_enable;
557
558 pci_set_master(pdev);
559
560 rc = pci_request_regions(pdev, DRV_NAME);
561 if (rc)
562 goto err_out_disable;
563
564 rc = pci_go_64(pdev);
565 if (rc)
566 goto err_out_regions;
567
568 shost = scsi_host_alloc(&mvs_sht, sizeof(void *));
569 if (!shost) {
570 rc = -ENOMEM;
571 goto err_out_regions;
572 }
573
574 chip = &mvs_chips[ent->driver_data];
575 SHOST_TO_SAS_HA(shost) =
576 kcalloc(1, sizeof(struct sas_ha_struct), GFP_KERNEL);
577 if (!SHOST_TO_SAS_HA(shost)) {
578 kfree(shost);
579 rc = -ENOMEM;
580 goto err_out_regions;
581 }
582
583 rc = mvs_prep_sas_ha_init(shost, chip);
584 if (rc) {
585 kfree(shost);
586 rc = -ENOMEM;
587 goto err_out_regions;
588 }
589
590 pci_set_drvdata(pdev, SHOST_TO_SAS_HA(shost));
591
592 do {
593 mvi = mvs_pci_alloc(pdev, ent, shost, nhost);
594 if (!mvi) {
595 rc = -ENOMEM;
596 goto err_out_regions;
597 }
598
599 memset(&mvi->hba_info_param, 0xFF,
600 sizeof(struct hba_info_page));
601
602 mvs_init_sas_add(mvi);
603
604 mvi->instance = nhost;
605 rc = MVS_CHIP_DISP->chip_init(mvi);
606 if (rc) {
607 mvs_free(mvi);
608 goto err_out_regions;
609 }
610 nhost++;
611 } while (nhost < chip->n_host);
612 mpi = (struct mvs_prv_info *)(SHOST_TO_SAS_HA(shost)->lldd_ha);
613 #ifdef CONFIG_SCSI_MVSAS_TASKLET
614 tasklet_init(&(mpi->mv_tasklet), mvs_tasklet,
615 (unsigned long)SHOST_TO_SAS_HA(shost));
616 #endif
617
618 mvs_post_sas_ha_init(shost, chip);
619
620 rc = scsi_add_host(shost, &pdev->dev);
621 if (rc)
622 goto err_out_shost;
623
624 rc = sas_register_ha(SHOST_TO_SAS_HA(shost));
625 if (rc)
626 goto err_out_shost;
627 rc = request_irq(pdev->irq, irq_handler, IRQF_SHARED,
628 DRV_NAME, SHOST_TO_SAS_HA(shost));
629 if (rc)
630 goto err_not_sas;
631
632 MVS_CHIP_DISP->interrupt_enable(mvi);
633
634 scsi_scan_host(mvi->shost);
635
636 return 0;
637
638 err_not_sas:
639 sas_unregister_ha(SHOST_TO_SAS_HA(shost));
640 err_out_shost:
641 scsi_remove_host(mvi->shost);
642 err_out_regions:
643 pci_release_regions(pdev);
644 err_out_disable:
645 pci_disable_device(pdev);
646 err_out_enable:
647 return rc;
648 }
649
650 static void __devexit mvs_pci_remove(struct pci_dev *pdev)
651 {
652 unsigned short core_nr, i = 0;
653 struct sas_ha_struct *sha = pci_get_drvdata(pdev);
654 struct mvs_info *mvi = NULL;
655
656 core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
657 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[0];
658
659 #ifdef CONFIG_SCSI_MVSAS_TASKLET
660 tasklet_kill(&((struct mvs_prv_info *)sha->lldd_ha)->mv_tasklet);
661 #endif
662
663 pci_set_drvdata(pdev, NULL);
664 sas_unregister_ha(sha);
665 sas_remove_host(mvi->shost);
666 scsi_remove_host(mvi->shost);
667
668 MVS_CHIP_DISP->interrupt_disable(mvi);
669 free_irq(mvi->pdev->irq, sha);
670 for (i = 0; i < core_nr; i++) {
671 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[i];
672 mvs_free(mvi);
673 }
674 kfree(sha->sas_phy);
675 kfree(sha->sas_port);
676 kfree(sha);
677 pci_release_regions(pdev);
678 pci_disable_device(pdev);
679 return;
680 }
681
682 static struct pci_device_id __devinitdata mvs_pci_table[] = {
683 { PCI_VDEVICE(MARVELL, 0x6320), chip_6320 },
684 { PCI_VDEVICE(MARVELL, 0x6340), chip_6440 },
685 {
686 .vendor = PCI_VENDOR_ID_MARVELL,
687 .device = 0x6440,
688 .subvendor = PCI_ANY_ID,
689 .subdevice = 0x6480,
690 .class = 0,
691 .class_mask = 0,
692 .driver_data = chip_6485,
693 },
694 { PCI_VDEVICE(MARVELL, 0x6440), chip_6440 },
695 { PCI_VDEVICE(MARVELL, 0x6485), chip_6485 },
696 { PCI_VDEVICE(MARVELL, 0x9480), chip_9480 },
697 { PCI_VDEVICE(MARVELL, 0x9180), chip_9180 },
698 { PCI_VDEVICE(ARECA, PCI_DEVICE_ID_ARECA_1300), chip_1300 },
699 { PCI_VDEVICE(ARECA, PCI_DEVICE_ID_ARECA_1320), chip_1320 },
700 { PCI_VDEVICE(ADAPTEC2, 0x0450), chip_6440 },
701 { PCI_VDEVICE(TTI, 0x2710), chip_9480 },
702 { PCI_VDEVICE(TTI, 0x2720), chip_9480 },
703 { PCI_VDEVICE(TTI, 0x2721), chip_9480 },
704 { PCI_VDEVICE(TTI, 0x2722), chip_9480 },
705 { PCI_VDEVICE(TTI, 0x2740), chip_9480 },
706 { PCI_VDEVICE(TTI, 0x2744), chip_9480 },
707 { PCI_VDEVICE(TTI, 0x2760), chip_9480 },
708 {
709 .vendor = 0x1b4b,
710 .device = 0x9480,
711 .subvendor = PCI_ANY_ID,
712 .subdevice = 0x9480,
713 .class = 0,
714 .class_mask = 0,
715 .driver_data = chip_9480,
716 },
717 {
718 .vendor = 0x1b4b,
719 .device = 0x9445,
720 .subvendor = PCI_ANY_ID,
721 .subdevice = 0x9480,
722 .class = 0,
723 .class_mask = 0,
724 .driver_data = chip_9445,
725 },
726 {
727 .vendor = 0x1b4b,
728 .device = 0x9485,
729 .subvendor = PCI_ANY_ID,
730 .subdevice = 0x9480,
731 .class = 0,
732 .class_mask = 0,
733 .driver_data = chip_9485,
734 },
735 { PCI_VDEVICE(OCZ, 0x1021), chip_9485}, /* OCZ RevoDrive3 */
736 { PCI_VDEVICE(OCZ, 0x1022), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
737 { PCI_VDEVICE(OCZ, 0x1040), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
738 { PCI_VDEVICE(OCZ, 0x1041), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
739 { PCI_VDEVICE(OCZ, 0x1042), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
740 { PCI_VDEVICE(OCZ, 0x1043), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
741 { PCI_VDEVICE(OCZ, 0x1044), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
742 { PCI_VDEVICE(OCZ, 0x1080), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
743 { PCI_VDEVICE(OCZ, 0x1083), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
744 { PCI_VDEVICE(OCZ, 0x1084), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
745
746 { } /* terminate list */
747 };
748
749 static struct pci_driver mvs_pci_driver = {
750 .name = DRV_NAME,
751 .id_table = mvs_pci_table,
752 .probe = mvs_pci_init,
753 .remove = __devexit_p(mvs_pci_remove),
754 };
755
756 static ssize_t
757 mvs_show_driver_version(struct device *cdev,
758 struct device_attribute *attr, char *buffer)
759 {
760 return snprintf(buffer, PAGE_SIZE, "%s\n", DRV_VERSION);
761 }
762
763 static DEVICE_ATTR(driver_version,
764 S_IRUGO,
765 mvs_show_driver_version,
766 NULL);
767
768 static ssize_t
769 mvs_store_interrupt_coalescing(struct device *cdev,
770 struct device_attribute *attr,
771 const char *buffer, size_t size)
772 {
773 int val = 0;
774 struct mvs_info *mvi = NULL;
775 struct Scsi_Host *shost = class_to_shost(cdev);
776 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
777 u8 i, core_nr;
778 if (buffer == NULL)
779 return size;
780
781 if (sscanf(buffer, "%d", &val) != 1)
782 return -EINVAL;
783
784 if (val >= 0x10000) {
785 mv_dprintk("interrupt coalescing timer %d us is"
786 "too long\n", val);
787 return strlen(buffer);
788 }
789
790 interrupt_coalescing = val;
791
792 core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
793 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[0];
794
795 if (unlikely(!mvi))
796 return -EINVAL;
797
798 for (i = 0; i < core_nr; i++) {
799 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[i];
800 if (MVS_CHIP_DISP->tune_interrupt)
801 MVS_CHIP_DISP->tune_interrupt(mvi,
802 interrupt_coalescing);
803 }
804 mv_dprintk("set interrupt coalescing time to %d us\n",
805 interrupt_coalescing);
806 return strlen(buffer);
807 }
808
809 static ssize_t mvs_show_interrupt_coalescing(struct device *cdev,
810 struct device_attribute *attr, char *buffer)
811 {
812 return snprintf(buffer, PAGE_SIZE, "%d\n", interrupt_coalescing);
813 }
814
815 static DEVICE_ATTR(interrupt_coalescing,
816 S_IRUGO|S_IWUSR,
817 mvs_show_interrupt_coalescing,
818 mvs_store_interrupt_coalescing);
819
820 /* task handler */
821 struct task_struct *mvs_th;
822 static int __init mvs_init(void)
823 {
824 int rc;
825 mvs_stt = sas_domain_attach_transport(&mvs_transport_ops);
826 if (!mvs_stt)
827 return -ENOMEM;
828
829 mvs_task_list_cache = kmem_cache_create("mvs_task_list", sizeof(struct mvs_task_list),
830 0, SLAB_HWCACHE_ALIGN, NULL);
831 if (!mvs_task_list_cache) {
832 rc = -ENOMEM;
833 mv_printk("%s: mvs_task_list_cache alloc failed! \n", __func__);
834 goto err_out;
835 }
836
837 rc = pci_register_driver(&mvs_pci_driver);
838
839 if (rc)
840 goto err_out;
841
842 return 0;
843
844 err_out:
845 sas_release_transport(mvs_stt);
846 return rc;
847 }
848
849 static void __exit mvs_exit(void)
850 {
851 pci_unregister_driver(&mvs_pci_driver);
852 sas_release_transport(mvs_stt);
853 kmem_cache_destroy(mvs_task_list_cache);
854 }
855
856 struct device_attribute *mvst_host_attrs[] = {
857 &dev_attr_driver_version,
858 &dev_attr_interrupt_coalescing,
859 NULL,
860 };
861
862 module_init(mvs_init);
863 module_exit(mvs_exit);
864
865 MODULE_AUTHOR("Jeff Garzik <jgarzik@pobox.com>");
866 MODULE_DESCRIPTION("Marvell 88SE6440 SAS/SATA controller driver");
867 MODULE_VERSION(DRV_VERSION);
868 MODULE_LICENSE("GPL");
869 #ifdef CONFIG_PCI
870 MODULE_DEVICE_TABLE(pci, mvs_pci_table);
871 #endif