?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
spi-topcliff-pch: add recovery processing in case wait-event timeout
[zen-stable.git] / drivers / scsi / qla2xxx / qla_nx.h
blob57a226be339aa2fe438c6a40a5674062552b006c
1 /*
2 * QLogic Fibre Channel HBA Driver
3 * Copyright (c) 2003-2011 QLogic Corporation
4 *
5 * See LICENSE.qla2xxx for copyright and licensing details.
6 */
7 #ifndef __QLA_NX_H
8 #define __QLA_NX_H
9
10 /*
11 * Following are the states of the Phantom. Phantom will set them and
12 * Host will read to check if the fields are correct.
13 */
14 #define PHAN_INITIALIZE_FAILED 0xffff
15 #define PHAN_INITIALIZE_COMPLETE 0xff01
16
17 /* Host writes the following to notify that it has done the init-handshake */
18 #define PHAN_INITIALIZE_ACK 0xf00f
19 #define PHAN_PEG_RCV_INITIALIZED 0xff01
20
21 /*CRB_RELATED*/
22 #define QLA82XX_CRB_BASE QLA82XX_CAM_RAM(0x200)
23 #define QLA82XX_REG(X) (QLA82XX_CRB_BASE+(X))
24
25 #define CRB_CMDPEG_STATE QLA82XX_REG(0x50)
26 #define CRB_RCVPEG_STATE QLA82XX_REG(0x13c)
27 #define BOOT_LOADER_DIMM_STATUS QLA82XX_REG(0x54)
28 #define CRB_DMA_SHIFT QLA82XX_REG(0xcc)
29 #define QLA82XX_DMA_SHIFT_VALUE 0x55555555
30
31 #define QLA82XX_HW_H0_CH_HUB_ADR 0x05
32 #define QLA82XX_HW_H1_CH_HUB_ADR 0x0E
33 #define QLA82XX_HW_H2_CH_HUB_ADR 0x03
34 #define QLA82XX_HW_H3_CH_HUB_ADR 0x01
35 #define QLA82XX_HW_H4_CH_HUB_ADR 0x06
36 #define QLA82XX_HW_H5_CH_HUB_ADR 0x07
37 #define QLA82XX_HW_H6_CH_HUB_ADR 0x08
38
39 /* Hub 0 */
40 #define QLA82XX_HW_MN_CRB_AGT_ADR 0x15
41 #define QLA82XX_HW_MS_CRB_AGT_ADR 0x25
42
43 /* Hub 1 */
44 #define QLA82XX_HW_PS_CRB_AGT_ADR 0x73
45 #define QLA82XX_HW_QMS_CRB_AGT_ADR 0x00
46 #define QLA82XX_HW_RPMX3_CRB_AGT_ADR 0x0b
47 #define QLA82XX_HW_SQGS0_CRB_AGT_ADR 0x01
48 #define QLA82XX_HW_SQGS1_CRB_AGT_ADR 0x02
49 #define QLA82XX_HW_SQGS2_CRB_AGT_ADR 0x03
50 #define QLA82XX_HW_SQGS3_CRB_AGT_ADR 0x04
51 #define QLA82XX_HW_C2C0_CRB_AGT_ADR 0x58
52 #define QLA82XX_HW_C2C1_CRB_AGT_ADR 0x59
53 #define QLA82XX_HW_C2C2_CRB_AGT_ADR 0x5a
54 #define QLA82XX_HW_RPMX2_CRB_AGT_ADR 0x0a
55 #define QLA82XX_HW_RPMX4_CRB_AGT_ADR 0x0c
56 #define QLA82XX_HW_RPMX7_CRB_AGT_ADR 0x0f
57 #define QLA82XX_HW_RPMX9_CRB_AGT_ADR 0x12
58 #define QLA82XX_HW_SMB_CRB_AGT_ADR 0x18
59
60 /* Hub 2 */
61 #define QLA82XX_HW_NIU_CRB_AGT_ADR 0x31
62 #define QLA82XX_HW_I2C0_CRB_AGT_ADR 0x19
63 #define QLA82XX_HW_I2C1_CRB_AGT_ADR 0x29
64
65 #define QLA82XX_HW_SN_CRB_AGT_ADR 0x10
66 #define QLA82XX_HW_I2Q_CRB_AGT_ADR 0x20
67 #define QLA82XX_HW_LPC_CRB_AGT_ADR 0x22
68 #define QLA82XX_HW_ROMUSB_CRB_AGT_ADR 0x21
69 #define QLA82XX_HW_QM_CRB_AGT_ADR 0x66
70 #define QLA82XX_HW_SQG0_CRB_AGT_ADR 0x60
71 #define QLA82XX_HW_SQG1_CRB_AGT_ADR 0x61
72 #define QLA82XX_HW_SQG2_CRB_AGT_ADR 0x62
73 #define QLA82XX_HW_SQG3_CRB_AGT_ADR 0x63
74 #define QLA82XX_HW_RPMX1_CRB_AGT_ADR 0x09
75 #define QLA82XX_HW_RPMX5_CRB_AGT_ADR 0x0d
76 #define QLA82XX_HW_RPMX6_CRB_AGT_ADR 0x0e
77 #define QLA82XX_HW_RPMX8_CRB_AGT_ADR 0x11
78
79 /* Hub 3 */
80 #define QLA82XX_HW_PH_CRB_AGT_ADR 0x1A
81 #define QLA82XX_HW_SRE_CRB_AGT_ADR 0x50
82 #define QLA82XX_HW_EG_CRB_AGT_ADR 0x51
83 #define QLA82XX_HW_RPMX0_CRB_AGT_ADR 0x08
84
85 /* Hub 4 */
86 #define QLA82XX_HW_PEGN0_CRB_AGT_ADR 0x40
87 #define QLA82XX_HW_PEGN1_CRB_AGT_ADR 0x41
88 #define QLA82XX_HW_PEGN2_CRB_AGT_ADR 0x42
89 #define QLA82XX_HW_PEGN3_CRB_AGT_ADR 0x43
90 #define QLA82XX_HW_PEGNI_CRB_AGT_ADR 0x44
91 #define QLA82XX_HW_PEGND_CRB_AGT_ADR 0x45
92 #define QLA82XX_HW_PEGNC_CRB_AGT_ADR 0x46
93 #define QLA82XX_HW_PEGR0_CRB_AGT_ADR 0x47
94 #define QLA82XX_HW_PEGR1_CRB_AGT_ADR 0x48
95 #define QLA82XX_HW_PEGR2_CRB_AGT_ADR 0x49
96 #define QLA82XX_HW_PEGR3_CRB_AGT_ADR 0x4a
97 #define QLA82XX_HW_PEGN4_CRB_AGT_ADR 0x4b
98
99 /* Hub 5 */
100 #define QLA82XX_HW_PEGS0_CRB_AGT_ADR 0x40
101 #define QLA82XX_HW_PEGS1_CRB_AGT_ADR 0x41
102 #define QLA82XX_HW_PEGS2_CRB_AGT_ADR 0x42
103 #define QLA82XX_HW_PEGS3_CRB_AGT_ADR 0x43
104 #define QLA82XX_HW_PEGSI_CRB_AGT_ADR 0x44
105 #define QLA82XX_HW_PEGSD_CRB_AGT_ADR 0x45
106 #define QLA82XX_HW_PEGSC_CRB_AGT_ADR 0x46
107
108 /* Hub 6 */
109 #define QLA82XX_HW_CAS0_CRB_AGT_ADR 0x46
110 #define QLA82XX_HW_CAS1_CRB_AGT_ADR 0x47
111 #define QLA82XX_HW_CAS2_CRB_AGT_ADR 0x48
112 #define QLA82XX_HW_CAS3_CRB_AGT_ADR 0x49
113 #define QLA82XX_HW_NCM_CRB_AGT_ADR 0x16
114 #define QLA82XX_HW_TMR_CRB_AGT_ADR 0x17
115 #define QLA82XX_HW_XDMA_CRB_AGT_ADR 0x05
116 #define QLA82XX_HW_OCM0_CRB_AGT_ADR 0x06
117 #define QLA82XX_HW_OCM1_CRB_AGT_ADR 0x07
118
119 /* This field defines PCI/X adr [25:20] of agents on the CRB */
120 /* */
121 #define QLA82XX_HW_PX_MAP_CRB_PH 0
122 #define QLA82XX_HW_PX_MAP_CRB_PS 1
123 #define QLA82XX_HW_PX_MAP_CRB_MN 2
124 #define QLA82XX_HW_PX_MAP_CRB_MS 3
125 #define QLA82XX_HW_PX_MAP_CRB_SRE 5
126 #define QLA82XX_HW_PX_MAP_CRB_NIU 6
127 #define QLA82XX_HW_PX_MAP_CRB_QMN 7
128 #define QLA82XX_HW_PX_MAP_CRB_SQN0 8
129 #define QLA82XX_HW_PX_MAP_CRB_SQN1 9
130 #define QLA82XX_HW_PX_MAP_CRB_SQN2 10
131 #define QLA82XX_HW_PX_MAP_CRB_SQN3 11
132 #define QLA82XX_HW_PX_MAP_CRB_QMS 12
133 #define QLA82XX_HW_PX_MAP_CRB_SQS0 13
134 #define QLA82XX_HW_PX_MAP_CRB_SQS1 14
135 #define QLA82XX_HW_PX_MAP_CRB_SQS2 15
136 #define QLA82XX_HW_PX_MAP_CRB_SQS3 16
137 #define QLA82XX_HW_PX_MAP_CRB_PGN0 17
138 #define QLA82XX_HW_PX_MAP_CRB_PGN1 18
139 #define QLA82XX_HW_PX_MAP_CRB_PGN2 19
140 #define QLA82XX_HW_PX_MAP_CRB_PGN3 20
141 #define QLA82XX_HW_PX_MAP_CRB_PGN4 QLA82XX_HW_PX_MAP_CRB_SQS2
142 #define QLA82XX_HW_PX_MAP_CRB_PGND 21
143 #define QLA82XX_HW_PX_MAP_CRB_PGNI 22
144 #define QLA82XX_HW_PX_MAP_CRB_PGS0 23
145 #define QLA82XX_HW_PX_MAP_CRB_PGS1 24
146 #define QLA82XX_HW_PX_MAP_CRB_PGS2 25
147 #define QLA82XX_HW_PX_MAP_CRB_PGS3 26
148 #define QLA82XX_HW_PX_MAP_CRB_PGSD 27
149 #define QLA82XX_HW_PX_MAP_CRB_PGSI 28
150 #define QLA82XX_HW_PX_MAP_CRB_SN 29
151 #define QLA82XX_HW_PX_MAP_CRB_EG 31
152 #define QLA82XX_HW_PX_MAP_CRB_PH2 32
153 #define QLA82XX_HW_PX_MAP_CRB_PS2 33
154 #define QLA82XX_HW_PX_MAP_CRB_CAM 34
155 #define QLA82XX_HW_PX_MAP_CRB_CAS0 35
156 #define QLA82XX_HW_PX_MAP_CRB_CAS1 36
157 #define QLA82XX_HW_PX_MAP_CRB_CAS2 37
158 #define QLA82XX_HW_PX_MAP_CRB_C2C0 38
159 #define QLA82XX_HW_PX_MAP_CRB_C2C1 39
160 #define QLA82XX_HW_PX_MAP_CRB_TIMR 40
161 #define QLA82XX_HW_PX_MAP_CRB_RPMX1 42
162 #define QLA82XX_HW_PX_MAP_CRB_RPMX2 43
163 #define QLA82XX_HW_PX_MAP_CRB_RPMX3 44
164 #define QLA82XX_HW_PX_MAP_CRB_RPMX4 45
165 #define QLA82XX_HW_PX_MAP_CRB_RPMX5 46
166 #define QLA82XX_HW_PX_MAP_CRB_RPMX6 47
167 #define QLA82XX_HW_PX_MAP_CRB_RPMX7 48
168 #define QLA82XX_HW_PX_MAP_CRB_XDMA 49
169 #define QLA82XX_HW_PX_MAP_CRB_I2Q 50
170 #define QLA82XX_HW_PX_MAP_CRB_ROMUSB 51
171 #define QLA82XX_HW_PX_MAP_CRB_CAS3 52
172 #define QLA82XX_HW_PX_MAP_CRB_RPMX0 53
173 #define QLA82XX_HW_PX_MAP_CRB_RPMX8 54
174 #define QLA82XX_HW_PX_MAP_CRB_RPMX9 55
175 #define QLA82XX_HW_PX_MAP_CRB_OCM0 56
176 #define QLA82XX_HW_PX_MAP_CRB_OCM1 57
177 #define QLA82XX_HW_PX_MAP_CRB_SMB 58
178 #define QLA82XX_HW_PX_MAP_CRB_I2C0 59
179 #define QLA82XX_HW_PX_MAP_CRB_I2C1 60
180 #define QLA82XX_HW_PX_MAP_CRB_LPC 61
181 #define QLA82XX_HW_PX_MAP_CRB_PGNC 62
182 #define QLA82XX_HW_PX_MAP_CRB_PGR0 63
183 #define QLA82XX_HW_PX_MAP_CRB_PGR1 4
184 #define QLA82XX_HW_PX_MAP_CRB_PGR2 30
185 #define QLA82XX_HW_PX_MAP_CRB_PGR3 41
186
187 /* This field defines CRB adr [31:20] of the agents */
188 /* */
189
190 #define QLA82XX_HW_CRB_HUB_AGT_ADR_MN ((QLA82XX_HW_H0_CH_HUB_ADR << 7) | \
191 QLA82XX_HW_MN_CRB_AGT_ADR)
192 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PH ((QLA82XX_HW_H0_CH_HUB_ADR << 7) | \
193 QLA82XX_HW_PH_CRB_AGT_ADR)
194 #define QLA82XX_HW_CRB_HUB_AGT_ADR_MS ((QLA82XX_HW_H0_CH_HUB_ADR << 7) | \
195 QLA82XX_HW_MS_CRB_AGT_ADR)
196 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PS ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
197 QLA82XX_HW_PS_CRB_AGT_ADR)
198 #define QLA82XX_HW_CRB_HUB_AGT_ADR_SS ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
199 QLA82XX_HW_SS_CRB_AGT_ADR)
200 #define QLA82XX_HW_CRB_HUB_AGT_ADR_RPMX3 ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
201 QLA82XX_HW_RPMX3_CRB_AGT_ADR)
202 #define QLA82XX_HW_CRB_HUB_AGT_ADR_QMS ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
203 QLA82XX_HW_QMS_CRB_AGT_ADR)
204 #define QLA82XX_HW_CRB_HUB_AGT_ADR_SQS0 ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
205 QLA82XX_HW_SQGS0_CRB_AGT_ADR)
206 #define QLA82XX_HW_CRB_HUB_AGT_ADR_SQS1 ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
207 QLA82XX_HW_SQGS1_CRB_AGT_ADR)
208 #define QLA82XX_HW_CRB_HUB_AGT_ADR_SQS2 ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
209 QLA82XX_HW_SQGS2_CRB_AGT_ADR)
210 #define QLA82XX_HW_CRB_HUB_AGT_ADR_SQS3 ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
211 QLA82XX_HW_SQGS3_CRB_AGT_ADR)
212 #define QLA82XX_HW_CRB_HUB_AGT_ADR_C2C0 ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
213 QLA82XX_HW_C2C0_CRB_AGT_ADR)
214 #define QLA82XX_HW_CRB_HUB_AGT_ADR_C2C1 ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
215 QLA82XX_HW_C2C1_CRB_AGT_ADR)
216 #define QLA82XX_HW_CRB_HUB_AGT_ADR_RPMX2 ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
217 QLA82XX_HW_RPMX2_CRB_AGT_ADR)
218 #define QLA82XX_HW_CRB_HUB_AGT_ADR_RPMX4 ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
219 QLA82XX_HW_RPMX4_CRB_AGT_ADR)
220 #define QLA82XX_HW_CRB_HUB_AGT_ADR_RPMX7 ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
221 QLA82XX_HW_RPMX7_CRB_AGT_ADR)
222 #define QLA82XX_HW_CRB_HUB_AGT_ADR_RPMX9 ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
223 QLA82XX_HW_RPMX9_CRB_AGT_ADR)
224 #define QLA82XX_HW_CRB_HUB_AGT_ADR_SMB ((QLA82XX_HW_H1_CH_HUB_ADR << 7) | \
225 QLA82XX_HW_SMB_CRB_AGT_ADR)
226 #define QLA82XX_HW_CRB_HUB_AGT_ADR_NIU ((QLA82XX_HW_H2_CH_HUB_ADR << 7) | \
227 QLA82XX_HW_NIU_CRB_AGT_ADR)
228 #define QLA82XX_HW_CRB_HUB_AGT_ADR_I2C0 ((QLA82XX_HW_H2_CH_HUB_ADR << 7) | \
229 QLA82XX_HW_I2C0_CRB_AGT_ADR)
230 #define QLA82XX_HW_CRB_HUB_AGT_ADR_I2C1 ((QLA82XX_HW_H2_CH_HUB_ADR << 7) | \
231 QLA82XX_HW_I2C1_CRB_AGT_ADR)
232 #define QLA82XX_HW_CRB_HUB_AGT_ADR_SRE ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
233 QLA82XX_HW_SRE_CRB_AGT_ADR)
234 #define QLA82XX_HW_CRB_HUB_AGT_ADR_EG ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
235 QLA82XX_HW_EG_CRB_AGT_ADR)
236 #define QLA82XX_HW_CRB_HUB_AGT_ADR_RPMX0 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
237 QLA82XX_HW_RPMX0_CRB_AGT_ADR)
238 #define QLA82XX_HW_CRB_HUB_AGT_ADR_QMN ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
239 QLA82XX_HW_QM_CRB_AGT_ADR)
240 #define QLA82XX_HW_CRB_HUB_AGT_ADR_SQN0 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
241 QLA82XX_HW_SQG0_CRB_AGT_ADR)
242 #define QLA82XX_HW_CRB_HUB_AGT_ADR_SQN1 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
243 QLA82XX_HW_SQG1_CRB_AGT_ADR)
244 #define QLA82XX_HW_CRB_HUB_AGT_ADR_SQN2 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
245 QLA82XX_HW_SQG2_CRB_AGT_ADR)
246 #define QLA82XX_HW_CRB_HUB_AGT_ADR_SQN3 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
247 QLA82XX_HW_SQG3_CRB_AGT_ADR)
248 #define QLA82XX_HW_CRB_HUB_AGT_ADR_RPMX1 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
249 QLA82XX_HW_RPMX1_CRB_AGT_ADR)
250 #define QLA82XX_HW_CRB_HUB_AGT_ADR_RPMX5 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
251 QLA82XX_HW_RPMX5_CRB_AGT_ADR)
252 #define QLA82XX_HW_CRB_HUB_AGT_ADR_RPMX6 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
253 QLA82XX_HW_RPMX6_CRB_AGT_ADR)
254 #define QLA82XX_HW_CRB_HUB_AGT_ADR_RPMX8 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
255 QLA82XX_HW_RPMX8_CRB_AGT_ADR)
256 #define QLA82XX_HW_CRB_HUB_AGT_ADR_CAS0 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
257 QLA82XX_HW_CAS0_CRB_AGT_ADR)
258 #define QLA82XX_HW_CRB_HUB_AGT_ADR_CAS1 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
259 QLA82XX_HW_CAS1_CRB_AGT_ADR)
260 #define QLA82XX_HW_CRB_HUB_AGT_ADR_CAS2 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
261 QLA82XX_HW_CAS2_CRB_AGT_ADR)
262 #define QLA82XX_HW_CRB_HUB_AGT_ADR_CAS3 ((QLA82XX_HW_H3_CH_HUB_ADR << 7) | \
263 QLA82XX_HW_CAS3_CRB_AGT_ADR)
264 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGNI ((QLA82XX_HW_H4_CH_HUB_ADR << 7) | \
265 QLA82XX_HW_PEGNI_CRB_AGT_ADR)
266 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGND ((QLA82XX_HW_H4_CH_HUB_ADR << 7) | \
267 QLA82XX_HW_PEGND_CRB_AGT_ADR)
268 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGN0 ((QLA82XX_HW_H4_CH_HUB_ADR << 7) | \
269 QLA82XX_HW_PEGN0_CRB_AGT_ADR)
270 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGN1 ((QLA82XX_HW_H4_CH_HUB_ADR << 7) | \
271 QLA82XX_HW_PEGN1_CRB_AGT_ADR)
272 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGN2 ((QLA82XX_HW_H4_CH_HUB_ADR << 7) | \
273 QLA82XX_HW_PEGN2_CRB_AGT_ADR)
274 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGN3 ((QLA82XX_HW_H4_CH_HUB_ADR << 7) | \
275 QLA82XX_HW_PEGN3_CRB_AGT_ADR)
276 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGN4 ((QLA82XX_HW_H4_CH_HUB_ADR << 7) | \
277 QLA82XX_HW_PEGN4_CRB_AGT_ADR)
278 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGNC ((QLA82XX_HW_H4_CH_HUB_ADR << 7) | \
279 QLA82XX_HW_PEGNC_CRB_AGT_ADR)
280 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGR0 ((QLA82XX_HW_H4_CH_HUB_ADR << 7) | \
281 QLA82XX_HW_PEGR0_CRB_AGT_ADR)
282 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGR1 ((QLA82XX_HW_H4_CH_HUB_ADR << 7) | \
283 QLA82XX_HW_PEGR1_CRB_AGT_ADR)
284 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGR2 ((QLA82XX_HW_H4_CH_HUB_ADR << 7) | \
285 QLA82XX_HW_PEGR2_CRB_AGT_ADR)
286 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGR3 ((QLA82XX_HW_H4_CH_HUB_ADR << 7) | \
287 QLA82XX_HW_PEGR3_CRB_AGT_ADR)
288 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGSI ((QLA82XX_HW_H5_CH_HUB_ADR << 7) | \
289 QLA82XX_HW_PEGSI_CRB_AGT_ADR)
290 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGSD ((QLA82XX_HW_H5_CH_HUB_ADR << 7) | \
291 QLA82XX_HW_PEGSD_CRB_AGT_ADR)
292 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGS0 ((QLA82XX_HW_H5_CH_HUB_ADR << 7) | \
293 QLA82XX_HW_PEGS0_CRB_AGT_ADR)
294 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGS1 ((QLA82XX_HW_H5_CH_HUB_ADR << 7) | \
295 QLA82XX_HW_PEGS1_CRB_AGT_ADR)
296 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGS2 ((QLA82XX_HW_H5_CH_HUB_ADR << 7) | \
297 QLA82XX_HW_PEGS2_CRB_AGT_ADR)
298 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGS3 ((QLA82XX_HW_H5_CH_HUB_ADR << 7) | \
299 QLA82XX_HW_PEGS3_CRB_AGT_ADR)
300 #define QLA82XX_HW_CRB_HUB_AGT_ADR_PGSC ((QLA82XX_HW_H5_CH_HUB_ADR << 7) | \
301 QLA82XX_HW_PEGSC_CRB_AGT_ADR)
302 #define QLA82XX_HW_CRB_HUB_AGT_ADR_CAM ((QLA82XX_HW_H6_CH_HUB_ADR << 7) | \
303 QLA82XX_HW_NCM_CRB_AGT_ADR)
304 #define QLA82XX_HW_CRB_HUB_AGT_ADR_TIMR ((QLA82XX_HW_H6_CH_HUB_ADR << 7) | \
305 QLA82XX_HW_TMR_CRB_AGT_ADR)
306 #define QLA82XX_HW_CRB_HUB_AGT_ADR_XDMA ((QLA82XX_HW_H6_CH_HUB_ADR << 7) | \
307 QLA82XX_HW_XDMA_CRB_AGT_ADR)
308 #define QLA82XX_HW_CRB_HUB_AGT_ADR_SN ((QLA82XX_HW_H6_CH_HUB_ADR << 7) | \
309 QLA82XX_HW_SN_CRB_AGT_ADR)
310 #define QLA82XX_HW_CRB_HUB_AGT_ADR_I2Q ((QLA82XX_HW_H6_CH_HUB_ADR << 7) | \
311 QLA82XX_HW_I2Q_CRB_AGT_ADR)
312 #define QLA82XX_HW_CRB_HUB_AGT_ADR_ROMUSB ((QLA82XX_HW_H6_CH_HUB_ADR << 7) | \
313 QLA82XX_HW_ROMUSB_CRB_AGT_ADR)
314 #define QLA82XX_HW_CRB_HUB_AGT_ADR_OCM0 ((QLA82XX_HW_H6_CH_HUB_ADR << 7) | \
315 QLA82XX_HW_OCM0_CRB_AGT_ADR)
316 #define QLA82XX_HW_CRB_HUB_AGT_ADR_OCM1 ((QLA82XX_HW_H6_CH_HUB_ADR << 7) | \
317 QLA82XX_HW_OCM1_CRB_AGT_ADR)
318 #define QLA82XX_HW_CRB_HUB_AGT_ADR_LPC ((QLA82XX_HW_H6_CH_HUB_ADR << 7) | \
319 QLA82XX_HW_LPC_CRB_AGT_ADR)
320
321 #define ROMUSB_GLB (QLA82XX_CRB_ROMUSB + 0x00000)
322 #define QLA82XX_ROMUSB_GLB_PEGTUNE_DONE (ROMUSB_GLB + 0x005c)
323 #define QLA82XX_ROMUSB_GLB_STATUS (ROMUSB_GLB + 0x0004)
324 #define QLA82XX_ROMUSB_GLB_SW_RESET (ROMUSB_GLB + 0x0008)
325 #define QLA82XX_ROMUSB_ROM_ADDRESS (ROMUSB_ROM + 0x0008)
326 #define QLA82XX_ROMUSB_ROM_WDATA (ROMUSB_ROM + 0x000c)
327 #define QLA82XX_ROMUSB_ROM_ABYTE_CNT (ROMUSB_ROM + 0x0010)
328 #define QLA82XX_ROMUSB_ROM_DUMMY_BYTE_CNT (ROMUSB_ROM + 0x0014)
329 #define QLA82XX_ROMUSB_ROM_RDATA (ROMUSB_ROM + 0x0018)
330
331 #define ROMUSB_ROM (QLA82XX_CRB_ROMUSB + 0x10000)
332 #define QLA82XX_ROMUSB_ROM_INSTR_OPCODE (ROMUSB_ROM + 0x0004)
333 #define QLA82XX_ROMUSB_GLB_CAS_RST (ROMUSB_GLB + 0x0038)
334
335 /* Lock IDs for ROM lock */
336 #define ROM_LOCK_DRIVER 0x0d417340
337
338 #define QLA82XX_PCI_CRB_WINDOWSIZE 0x00100000 /* all are 1MB windows */
339 #define QLA82XX_PCI_CRB_WINDOW(A) \
340 (QLA82XX_PCI_CRBSPACE + (A)*QLA82XX_PCI_CRB_WINDOWSIZE)
341 #define QLA82XX_CRB_C2C_0 \
342 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_C2C0)
343 #define QLA82XX_CRB_C2C_1 \
344 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_C2C1)
345 #define QLA82XX_CRB_C2C_2 \
346 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_C2C2)
347 #define QLA82XX_CRB_CAM \
348 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_CAM)
349 #define QLA82XX_CRB_CASPER \
350 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_CAS)
351 #define QLA82XX_CRB_CASPER_0 \
352 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_CAS0)
353 #define QLA82XX_CRB_CASPER_1 \
354 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_CAS1)
355 #define QLA82XX_CRB_CASPER_2 \
356 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_CAS2)
357 #define QLA82XX_CRB_DDR_MD \
358 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_MS)
359 #define QLA82XX_CRB_DDR_NET \
360 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_MN)
361 #define QLA82XX_CRB_EPG \
362 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_EG)
363 #define QLA82XX_CRB_I2Q \
364 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_I2Q)
365 #define QLA82XX_CRB_NIU \
366 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_NIU)
367
368 #define QLA82XX_CRB_PCIX_HOST \
369 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PH)
370 #define QLA82XX_CRB_PCIX_HOST2 \
371 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PH2)
372 #define QLA82XX_CRB_PCIX_MD \
373 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PS)
374 #define QLA82XX_CRB_PCIE \
375 QLA82XX_CRB_PCIX_MD
376
377 /* window 1 pcie slot */
378 #define QLA82XX_CRB_PCIE2 \
379 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PS2)
380 #define QLA82XX_CRB_PEG_MD_0 \
381 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGS0)
382 #define QLA82XX_CRB_PEG_MD_1 \
383 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGS1)
384 #define QLA82XX_CRB_PEG_MD_2 \
385 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGS2)
386 #define QLA82XX_CRB_PEG_MD_3 \
387 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGS3)
388 #define QLA82XX_CRB_PEG_MD_3 \
389 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGS3)
390 #define QLA82XX_CRB_PEG_MD_D \
391 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGSD)
392 #define QLA82XX_CRB_PEG_MD_I \
393 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGSI)
394 #define QLA82XX_CRB_PEG_NET_0 \
395 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGN0)
396 #define QLA82XX_CRB_PEG_NET_1 \
397 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGN1)
398 #define QLA82XX_CRB_PEG_NET_2 \
399 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGN2)
400 #define QLA82XX_CRB_PEG_NET_3 \
401 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGN3)
402 #define QLA82XX_CRB_PEG_NET_4 \
403 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGN4)
404 #define QLA82XX_CRB_PEG_NET_D \
405 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGND)
406 #define QLA82XX_CRB_PEG_NET_I \
407 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_PGNI)
408 #define QLA82XX_CRB_PQM_MD \
409 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_QMS)
410 #define QLA82XX_CRB_PQM_NET \
411 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_QMN)
412 #define QLA82XX_CRB_QDR_MD \
413 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_SS)
414 #define QLA82XX_CRB_QDR_NET \
415 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_SN)
416 #define QLA82XX_CRB_ROMUSB \
417 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_ROMUSB)
418 #define QLA82XX_CRB_RPMX_0 \
419 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_RPMX0)
420 #define QLA82XX_CRB_RPMX_1 \
421 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_RPMX1)
422 #define QLA82XX_CRB_RPMX_2 \
423 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_RPMX2)
424 #define QLA82XX_CRB_RPMX_3 \
425 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_RPMX3)
426 #define QLA82XX_CRB_RPMX_4 \
427 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_RPMX4)
428 #define QLA82XX_CRB_RPMX_5 \
429 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_RPMX5)
430 #define QLA82XX_CRB_RPMX_6 \
431 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_RPMX6)
432 #define QLA82XX_CRB_RPMX_7 \
433 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_RPMX7)
434 #define QLA82XX_CRB_SQM_MD_0 \
435 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_SQS0)
436 #define QLA82XX_CRB_SQM_MD_1 \
437 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_SQS1)
438 #define QLA82XX_CRB_SQM_MD_2 \
439 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_SQS2)
440 #define QLA82XX_CRB_SQM_MD_3 \
441 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_SQS3)
442 #define QLA82XX_CRB_SQM_NET_0 \
443 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_SQN0)
444 #define QLA82XX_CRB_SQM_NET_1 \
445 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_SQN1)
446 #define QLA82XX_CRB_SQM_NET_2 \
447 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_SQN2)
448 #define QLA82XX_CRB_SQM_NET_3 \
449 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_SQN3)
450 #define QLA82XX_CRB_SRE \
451 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_SRE)
452 #define QLA82XX_CRB_TIMER \
453 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_TIMR)
454 #define QLA82XX_CRB_XDMA \
455 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_XDMA)
456 #define QLA82XX_CRB_I2C0 \
457 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_I2C0)
458 #define QLA82XX_CRB_I2C1 \
459 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_I2C1)
460 #define QLA82XX_CRB_OCM0 \
461 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_OCM0)
462 #define QLA82XX_CRB_SMB \
463 QLA82XX_PCI_CRB_WINDOW(QLA82XX_HW_PX_MAP_CRB_SMB)
464 #define QLA82XX_CRB_MAX \
465 QLA82XX_PCI_CRB_WINDOW(64)
466
467 /*
468 * ====================== BASE ADDRESSES ON-CHIP ======================
469 * Base addresses of major components on-chip.
470 * ====================== BASE ADDRESSES ON-CHIP ======================
471 */
472 #define QLA82XX_ADDR_DDR_NET (0x0000000000000000ULL)
473 #define QLA82XX_ADDR_DDR_NET_MAX (0x000000000fffffffULL)
474
475 /* Imbus address bit used to indicate a host address. This bit is
476 * eliminated by the pcie bar and bar select before presentation
477 * over pcie. */
478 /* host memory via IMBUS */
479 #define QLA82XX_P2_ADDR_PCIE (0x0000000800000000ULL)
480 #define QLA82XX_P3_ADDR_PCIE (0x0000008000000000ULL)
481 #define QLA82XX_ADDR_PCIE_MAX (0x0000000FFFFFFFFFULL)
482 #define QLA82XX_ADDR_OCM0 (0x0000000200000000ULL)
483 #define QLA82XX_ADDR_OCM0_MAX (0x00000002000fffffULL)
484 #define QLA82XX_ADDR_OCM1 (0x0000000200400000ULL)
485 #define QLA82XX_ADDR_OCM1_MAX (0x00000002004fffffULL)
486 #define QLA82XX_ADDR_QDR_NET (0x0000000300000000ULL)
487 #define QLA82XX_P3_ADDR_QDR_NET_MAX (0x0000000303ffffffULL)
488
489 #define QLA82XX_PCI_CRBSPACE (unsigned long)0x06000000
490 #define QLA82XX_PCI_DIRECT_CRB (unsigned long)0x04400000
491 #define QLA82XX_PCI_CAMQM (unsigned long)0x04800000
492 #define QLA82XX_PCI_CAMQM_MAX (unsigned long)0x04ffffff
493 #define QLA82XX_PCI_DDR_NET (unsigned long)0x00000000
494 #define QLA82XX_PCI_QDR_NET (unsigned long)0x04000000
495 #define QLA82XX_PCI_QDR_NET_MAX (unsigned long)0x043fffff
496
497 /*
498 * Register offsets for MN
499 */
500 #define MIU_CONTROL (0x000)
501 #define MIU_TAG (0x004)
502 #define MIU_TEST_AGT_CTRL (0x090)
503 #define MIU_TEST_AGT_ADDR_LO (0x094)
504 #define MIU_TEST_AGT_ADDR_HI (0x098)
505 #define MIU_TEST_AGT_WRDATA_LO (0x0a0)
506 #define MIU_TEST_AGT_WRDATA_HI (0x0a4)
507 #define MIU_TEST_AGT_WRDATA(i) (0x0a0+(4*(i)))
508 #define MIU_TEST_AGT_RDDATA_LO (0x0a8)
509 #define MIU_TEST_AGT_RDDATA_HI (0x0ac)
510 #define MIU_TEST_AGT_RDDATA(i) (0x0a8+(4*(i)))
511 #define MIU_TEST_AGT_ADDR_MASK 0xfffffff8
512 #define MIU_TEST_AGT_UPPER_ADDR(off) (0)
513
514 /* MIU_TEST_AGT_CTRL flags. work for SIU as well */
515 #define MIU_TA_CTL_START 1
516 #define MIU_TA_CTL_ENABLE 2
517 #define MIU_TA_CTL_WRITE 4
518 #define MIU_TA_CTL_BUSY 8
519
520 /*CAM RAM */
521 # define QLA82XX_CAM_RAM_BASE (QLA82XX_CRB_CAM + 0x02000)
522 # define QLA82XX_CAM_RAM(reg) (QLA82XX_CAM_RAM_BASE + (reg))
523
524 #define QLA82XX_PORT_MODE_ADDR (QLA82XX_CAM_RAM(0x24))
525 #define QLA82XX_PEG_HALT_STATUS1 (QLA82XX_CAM_RAM(0xa8))
526 #define QLA82XX_PEG_HALT_STATUS2 (QLA82XX_CAM_RAM(0xac))
527 #define QLA82XX_PEG_ALIVE_COUNTER (QLA82XX_CAM_RAM(0xb0))
528
529 #define QLA82XX_CAMRAM_DB1 (QLA82XX_CAM_RAM(0x1b8))
530 #define QLA82XX_CAMRAM_DB2 (QLA82XX_CAM_RAM(0x1bc))
531
532 #define HALT_STATUS_UNRECOVERABLE 0x80000000
533 #define HALT_STATUS_RECOVERABLE 0x40000000
534
535 /* Driver Coexistence Defines */
536 #define QLA82XX_CRB_DRV_ACTIVE (QLA82XX_CAM_RAM(0x138))
537 #define QLA82XX_CRB_DEV_STATE (QLA82XX_CAM_RAM(0x140))
538 #define QLA82XX_CRB_DRV_STATE (QLA82XX_CAM_RAM(0x144))
539 #define QLA82XX_CRB_DRV_SCRATCH (QLA82XX_CAM_RAM(0x148))
540 #define QLA82XX_CRB_DEV_PART_INFO (QLA82XX_CAM_RAM(0x14c))
541 #define QLA82XX_CRB_DRV_IDC_VERSION (QLA82XX_CAM_RAM(0x174))
542
543 /* Every driver should use these Device State */
544 #define QLA82XX_DEV_COLD 1
545 #define QLA82XX_DEV_INITIALIZING 2
546 #define QLA82XX_DEV_READY 3
547 #define QLA82XX_DEV_NEED_RESET 4
548 #define QLA82XX_DEV_NEED_QUIESCENT 5
549 #define QLA82XX_DEV_FAILED 6
550 #define QLA82XX_DEV_QUIESCENT 7
551 #define MAX_STATES 8 /* Increment if new state added */
552
553 #define QLA82XX_IDC_VERSION 1
554 #define QLA82XX_ROM_DEV_INIT_TIMEOUT 30
555 #define QLA82XX_ROM_DRV_RESET_ACK_TIMEOUT 10
556
557 #define QLA82XX_ROM_LOCK_ID (QLA82XX_CAM_RAM(0x100))
558 #define QLA82XX_CRB_WIN_LOCK_ID (QLA82XX_CAM_RAM(0x124))
559 #define QLA82XX_FW_VERSION_MAJOR (QLA82XX_CAM_RAM(0x150))
560 #define QLA82XX_FW_VERSION_MINOR (QLA82XX_CAM_RAM(0x154))
561 #define QLA82XX_FW_VERSION_SUB (QLA82XX_CAM_RAM(0x158))
562 #define QLA82XX_PCIE_REG(reg) (QLA82XX_CRB_PCIE + (reg))
563
564 #define PCIE_CHICKEN3 (0x120c8)
565 #define PCIE_SETUP_FUNCTION (0x12040)
566 #define PCIE_SETUP_FUNCTION2 (0x12048)
567
568 #define QLA82XX_PCIX_PS_REG(reg) (QLA82XX_CRB_PCIX_MD + (reg))
569 #define QLA82XX_PCIX_PS2_REG(reg) (QLA82XX_CRB_PCIE2 + (reg))
570
571 #define PCIE_SEM2_LOCK (0x1c010) /* Flash lock */
572 #define PCIE_SEM2_UNLOCK (0x1c014) /* Flash unlock */
573 #define PCIE_SEM5_LOCK (0x1c028) /* Coexistence lock */
574 #define PCIE_SEM5_UNLOCK (0x1c02c) /* Coexistence unlock */
575 #define PCIE_SEM7_LOCK (0x1c038) /* crb win lock */
576 #define PCIE_SEM7_UNLOCK (0x1c03c) /* crbwin unlock*/
577
578 /* Different drive state */
579 #define QLA82XX_DRVST_NOT_RDY 0
580 #define QLA82XX_DRVST_RST_RDY 1
581 #define QLA82XX_DRVST_QSNT_RDY 2
582
583 /* Different drive active state */
584 #define QLA82XX_DRV_NOT_ACTIVE 0
585 #define QLA82XX_DRV_ACTIVE 1
586
587 /*
588 * The PCI VendorID and DeviceID for our board.
589 */
590 #define PCI_DEVICE_ID_QLOGIC_ISP8021 0x8021
591
592 #define QLA82XX_MSIX_TBL_SPACE 8192
593 #define QLA82XX_PCI_REG_MSIX_TBL 0x44
594 #define QLA82XX_PCI_MSIX_CONTROL 0x40
595
596 struct crb_128M_2M_sub_block_map {
597 unsigned valid;
598 unsigned start_128M;
599 unsigned end_128M;
600 unsigned start_2M;
601 };
602
603 struct crb_128M_2M_block_map {
604 struct crb_128M_2M_sub_block_map sub_block[16];
605 };
606
607 struct crb_addr_pair {
608 long addr;
609 long data;
610 };
611
612 #define ADDR_ERROR ((unsigned long) 0xffffffff)
613 #define MAX_CTL_CHECK 1000
614
615 /***************************************************************************
616 * PCI related defines.
617 **************************************************************************/
618
619 /*
620 * Interrupt related defines.
621 */
622 #define PCIX_TARGET_STATUS (0x10118)
623 #define PCIX_TARGET_STATUS_F1 (0x10160)
624 #define PCIX_TARGET_STATUS_F2 (0x10164)
625 #define PCIX_TARGET_STATUS_F3 (0x10168)
626 #define PCIX_TARGET_STATUS_F4 (0x10360)
627 #define PCIX_TARGET_STATUS_F5 (0x10364)
628 #define PCIX_TARGET_STATUS_F6 (0x10368)
629 #define PCIX_TARGET_STATUS_F7 (0x1036c)
630
631 #define PCIX_TARGET_MASK (0x10128)
632 #define PCIX_TARGET_MASK_F1 (0x10170)
633 #define PCIX_TARGET_MASK_F2 (0x10174)
634 #define PCIX_TARGET_MASK_F3 (0x10178)
635 #define PCIX_TARGET_MASK_F4 (0x10370)
636 #define PCIX_TARGET_MASK_F5 (0x10374)
637 #define PCIX_TARGET_MASK_F6 (0x10378)
638 #define PCIX_TARGET_MASK_F7 (0x1037c)
639
640 /*
641 * Message Signaled Interrupts
642 */
643 #define PCIX_MSI_F0 (0x13000)
644 #define PCIX_MSI_F1 (0x13004)
645 #define PCIX_MSI_F2 (0x13008)
646 #define PCIX_MSI_F3 (0x1300c)
647 #define PCIX_MSI_F4 (0x13010)
648 #define PCIX_MSI_F5 (0x13014)
649 #define PCIX_MSI_F6 (0x13018)
650 #define PCIX_MSI_F7 (0x1301c)
651 #define PCIX_MSI_F(FUNC) (0x13000 + ((FUNC) * 4))
652 #define PCIX_INT_VECTOR (0x10100)
653 #define PCIX_INT_MASK (0x10104)
654
655 /*
656 * Interrupt state machine and other bits.
657 */
658 #define PCIE_MISCCFG_RC (0x1206c)
659
660 #define ISR_INT_TARGET_STATUS \
661 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_STATUS))
662 #define ISR_INT_TARGET_STATUS_F1 \
663 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_STATUS_F1))
664 #define ISR_INT_TARGET_STATUS_F2 \
665 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_STATUS_F2))
666 #define ISR_INT_TARGET_STATUS_F3 \
667 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_STATUS_F3))
668 #define ISR_INT_TARGET_STATUS_F4 \
669 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_STATUS_F4))
670 #define ISR_INT_TARGET_STATUS_F5 \
671 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_STATUS_F5))
672 #define ISR_INT_TARGET_STATUS_F6 \
673 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_STATUS_F6))
674 #define ISR_INT_TARGET_STATUS_F7 \
675 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_STATUS_F7))
676
677 #define ISR_INT_TARGET_MASK \
678 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_MASK))
679 #define ISR_INT_TARGET_MASK_F1 \
680 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_MASK_F1))
681 #define ISR_INT_TARGET_MASK_F2 \
682 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_MASK_F2))
683 #define ISR_INT_TARGET_MASK_F3 \
684 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_MASK_F3))
685 #define ISR_INT_TARGET_MASK_F4 \
686 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_MASK_F4))
687 #define ISR_INT_TARGET_MASK_F5 \
688 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_MASK_F5))
689 #define ISR_INT_TARGET_MASK_F6 \
690 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_MASK_F6))
691 #define ISR_INT_TARGET_MASK_F7 \
692 (QLA82XX_PCIX_PS_REG(PCIX_TARGET_MASK_F7))
693
694 #define ISR_INT_VECTOR \
695 (QLA82XX_PCIX_PS_REG(PCIX_INT_VECTOR))
696 #define ISR_INT_MASK \
697 (QLA82XX_PCIX_PS_REG(PCIX_INT_MASK))
698 #define ISR_INT_STATE_REG \
699 (QLA82XX_PCIX_PS_REG(PCIE_MISCCFG_RC))
700
701 #define ISR_MSI_INT_TRIGGER(FUNC) \
702 (QLA82XX_PCIX_PS_REG(PCIX_MSI_F(FUNC)))
703
704 #define ISR_IS_LEGACY_INTR_IDLE(VAL) (((VAL) & 0x300) == 0)
705 #define ISR_IS_LEGACY_INTR_TRIGGERED(VAL) (((VAL) & 0x300) == 0x200)
706
707 /*
708 * PCI Interrupt Vector Values.
709 */
710 #define PCIX_INT_VECTOR_BIT_F0 0x0080
711 #define PCIX_INT_VECTOR_BIT_F1 0x0100
712 #define PCIX_INT_VECTOR_BIT_F2 0x0200
713 #define PCIX_INT_VECTOR_BIT_F3 0x0400
714 #define PCIX_INT_VECTOR_BIT_F4 0x0800
715 #define PCIX_INT_VECTOR_BIT_F5 0x1000
716 #define PCIX_INT_VECTOR_BIT_F6 0x2000
717 #define PCIX_INT_VECTOR_BIT_F7 0x4000
718
719 struct qla82xx_legacy_intr_set {
720 uint32_t int_vec_bit;
721 uint32_t tgt_status_reg;
722 uint32_t tgt_mask_reg;
723 uint32_t pci_int_reg;
724 };
725
726 #define QLA82XX_LEGACY_INTR_CONFIG \
727 { \
728 { \
729 .int_vec_bit = PCIX_INT_VECTOR_BIT_F0, \
730 .tgt_status_reg = ISR_INT_TARGET_STATUS, \
731 .tgt_mask_reg = ISR_INT_TARGET_MASK, \
732 .pci_int_reg = ISR_MSI_INT_TRIGGER(0) }, \
733 \
734 { \
735 .int_vec_bit = PCIX_INT_VECTOR_BIT_F1, \
736 .tgt_status_reg = ISR_INT_TARGET_STATUS_F1, \
737 .tgt_mask_reg = ISR_INT_TARGET_MASK_F1, \
738 .pci_int_reg = ISR_MSI_INT_TRIGGER(1) }, \
739 \
740 { \
741 .int_vec_bit = PCIX_INT_VECTOR_BIT_F2, \
742 .tgt_status_reg = ISR_INT_TARGET_STATUS_F2, \
743 .tgt_mask_reg = ISR_INT_TARGET_MASK_F2, \
744 .pci_int_reg = ISR_MSI_INT_TRIGGER(2) }, \
745 \
746 { \
747 .int_vec_bit = PCIX_INT_VECTOR_BIT_F3, \
748 .tgt_status_reg = ISR_INT_TARGET_STATUS_F3, \
749 .tgt_mask_reg = ISR_INT_TARGET_MASK_F3, \
750 .pci_int_reg = ISR_MSI_INT_TRIGGER(3) }, \
751 \
752 { \
753 .int_vec_bit = PCIX_INT_VECTOR_BIT_F4, \
754 .tgt_status_reg = ISR_INT_TARGET_STATUS_F4, \
755 .tgt_mask_reg = ISR_INT_TARGET_MASK_F4, \
756 .pci_int_reg = ISR_MSI_INT_TRIGGER(4) }, \
757 \
758 { \
759 .int_vec_bit = PCIX_INT_VECTOR_BIT_F5, \
760 .tgt_status_reg = ISR_INT_TARGET_STATUS_F5, \
761 .tgt_mask_reg = ISR_INT_TARGET_MASK_F5, \
762 .pci_int_reg = ISR_MSI_INT_TRIGGER(5) }, \
763 \
764 { \
765 .int_vec_bit = PCIX_INT_VECTOR_BIT_F6, \
766 .tgt_status_reg = ISR_INT_TARGET_STATUS_F6, \
767 .tgt_mask_reg = ISR_INT_TARGET_MASK_F6, \
768 .pci_int_reg = ISR_MSI_INT_TRIGGER(6) }, \
769 \
770 { \
771 .int_vec_bit = PCIX_INT_VECTOR_BIT_F7, \
772 .tgt_status_reg = ISR_INT_TARGET_STATUS_F7, \
773 .tgt_mask_reg = ISR_INT_TARGET_MASK_F7, \
774 .pci_int_reg = ISR_MSI_INT_TRIGGER(7) }, \
775 }
776
777 #define BRDCFG_START 0x4000
778 #define BOOTLD_START 0x10000
779 #define IMAGE_START 0x100000
780 #define FLASH_ADDR_START 0x43000
781
782 /* Magic number to let user know flash is programmed */
783 #define QLA82XX_BDINFO_MAGIC 0x12345678
784 #define QLA82XX_FW_MAGIC_OFFSET (BRDCFG_START + 0x128)
785 #define FW_SIZE_OFFSET (0x3e840c)
786 #define QLA82XX_FW_MIN_SIZE 0x3fffff
787
788 /* UNIFIED ROMIMAGE START */
789 #define QLA82XX_URI_FW_MIN_SIZE 0xc8000
790 #define QLA82XX_URI_DIR_SECT_PRODUCT_TBL 0x0
791 #define QLA82XX_URI_DIR_SECT_BOOTLD 0x6
792 #define QLA82XX_URI_DIR_SECT_FW 0x7
793
794 /* Offsets */
795 #define QLA82XX_URI_CHIP_REV_OFF 10
796 #define QLA82XX_URI_FLAGS_OFF 11
797 #define QLA82XX_URI_BIOS_VERSION_OFF 12
798 #define QLA82XX_URI_BOOTLD_IDX_OFF 27
799 #define QLA82XX_URI_FIRMWARE_IDX_OFF 29
800
801 struct qla82xx_uri_table_desc{
802 uint32_t findex;
803 uint32_t num_entries;
804 uint32_t entry_size;
805 uint32_t reserved[5];
806 };
807
808 struct qla82xx_uri_data_desc{
809 uint32_t findex;
810 uint32_t size;
811 uint32_t reserved[5];
812 };
813
814 /* UNIFIED ROMIMAGE END */
815
816 #define QLA82XX_UNIFIED_ROMIMAGE 3
817 #define QLA82XX_FLASH_ROMIMAGE 4
818 #define QLA82XX_UNKNOWN_ROMIMAGE 0xff
819
820 #define MIU_TEST_AGT_WRDATA_UPPER_LO (0x0b0)
821 #define MIU_TEST_AGT_WRDATA_UPPER_HI (0x0b4)
822
823 #ifndef readq
824 static inline u64 readq(void __iomem *addr)
825 {
826 return readl(addr) | (((u64) readl(addr + 4)) << 32LL);
827 }
828 #endif
829
830 #ifndef writeq
831 static inline void writeq(u64 val, void __iomem *addr)
832 {
833 writel(((u32) (val)), (addr));
834 writel(((u32) (val >> 32)), (addr + 4));
835 }
836 #endif
837
838 /* Request and response queue size */
839 #define REQUEST_ENTRY_CNT_82XX 128 /* Number of request entries. */
840 #define RESPONSE_ENTRY_CNT_82XX 128 /* Number of response entries.*/
841
842 /*
843 * ISP 8021 I/O Register Set structure definitions.
844 */
845 struct device_reg_82xx {
846 uint32_t req_q_out[64]; /* Request Queue out-Pointer (64 * 4) */
847 uint32_t rsp_q_in[64]; /* Response Queue In-Pointer. */
848 uint32_t rsp_q_out[64]; /* Response Queue Out-Pointer. */
849
850 uint16_t mailbox_in[32]; /* Mail box In registers */
851 uint16_t unused_1[32];
852 uint32_t hint; /* Host interrupt register */
853 #define HINT_MBX_INT_PENDING BIT_0
854 uint16_t unused_2[62];
855 uint16_t mailbox_out[32]; /* Mail box Out registers */
856 uint32_t unused_3[48];
857
858 uint32_t host_status; /* host status */
859 #define HSRX_RISC_INT BIT_15 /* RISC to Host interrupt. */
860 #define HSRX_RISC_PAUSED BIT_8 /* RISC Paused. */
861 uint32_t host_int; /* Interrupt status. */
862 #define ISRX_NX_RISC_INT BIT_0 /* RISC interrupt. */
863 };
864
865 struct fcp_cmnd {
866 struct scsi_lun lun;
867 uint8_t crn;
868 uint8_t task_attribute;
869 uint8_t task_management;
870 uint8_t additional_cdb_len;
871 uint8_t cdb[260]; /* 256 for CDB len and 4 for FCP_DL */
872 };
873
874 struct dsd_dma {
875 struct list_head list;
876 dma_addr_t dsd_list_dma;
877 void *dsd_addr;
878 };
879
880 #define QLA_DSDS_PER_IOCB 37
881 #define QLA_DSD_SIZE 12
882 struct ct6_dsd {
883 uint16_t fcp_cmnd_len;
884 dma_addr_t fcp_cmnd_dma;
885 struct fcp_cmnd *fcp_cmnd;
886 int dsd_use_cnt;
887 struct list_head dsd_list;
888 };
889
890 #define MBC_TOGGLE_INTERRUPT 0x10
891 #define MBC_SET_LED_CONFIG 0x125
892
893 /* Flash offset */
894 #define FLT_REG_BOOTLOAD_82XX 0x72
895 #define FLT_REG_BOOT_CODE_82XX 0x78
896 #define FLT_REG_FW_82XX 0x74
897 #define FLT_REG_GOLD_FW_82XX 0x75
898 #define FLT_REG_VPD_82XX 0x81
899
900 #define FA_VPD_SIZE_82XX 0x400
901
902 #define FA_FLASH_LAYOUT_ADDR_82 0xFC400
903
904 /******************************************************************************
905 *
906 * Definitions specific to M25P flash
907 *
908 *******************************************************************************
909 * Instructions
910 */
911 #define M25P_INSTR_WREN 0x06
912 #define M25P_INSTR_WRDI 0x04
913 #define M25P_INSTR_RDID 0x9f
914 #define M25P_INSTR_RDSR 0x05
915 #define M25P_INSTR_WRSR 0x01
916 #define M25P_INSTR_READ 0x03
917 #define M25P_INSTR_FAST_READ 0x0b
918 #define M25P_INSTR_PP 0x02
919 #define M25P_INSTR_SE 0xd8
920 #define M25P_INSTR_BE 0xc7
921 #define M25P_INSTR_DP 0xb9
922 #define M25P_INSTR_RES 0xab
923
924 /* Minidump related */
925
926 /*
927 * Version of the template
928 * 4 Bytes
929 * X.Major.Minor.RELEASE
930 */
931 #define QLA82XX_MINIDUMP_VERSION 0x10101
932
933 /*
934 * Entry Type Defines
935 */
936 #define QLA82XX_RDNOP 0
937 #define QLA82XX_RDCRB 1
938 #define QLA82XX_RDMUX 2
939 #define QLA82XX_QUEUE 3
940 #define QLA82XX_BOARD 4
941 #define QLA82XX_RDSRE 5
942 #define QLA82XX_RDOCM 6
943 #define QLA82XX_CACHE 10
944 #define QLA82XX_L1DAT 11
945 #define QLA82XX_L1INS 12
946 #define QLA82XX_L2DTG 21
947 #define QLA82XX_L2ITG 22
948 #define QLA82XX_L2DAT 23
949 #define QLA82XX_L2INS 24
950 #define QLA82XX_RDROM 71
951 #define QLA82XX_RDMEM 72
952 #define QLA82XX_CNTRL 98
953 #define QLA82XX_TLHDR 99
954 #define QLA82XX_RDEND 255
955
956 /*
957 * Opcodes for Control Entries.
958 * These Flags are bit fields.
959 */
960 #define QLA82XX_DBG_OPCODE_WR 0x01
961 #define QLA82XX_DBG_OPCODE_RW 0x02
962 #define QLA82XX_DBG_OPCODE_AND 0x04
963 #define QLA82XX_DBG_OPCODE_OR 0x08
964 #define QLA82XX_DBG_OPCODE_POLL 0x10
965 #define QLA82XX_DBG_OPCODE_RDSTATE 0x20
966 #define QLA82XX_DBG_OPCODE_WRSTATE 0x40
967 #define QLA82XX_DBG_OPCODE_MDSTATE 0x80
968
969 /*
970 * Template Header and Entry Header definitions start here.
971 */
972
973 /*
974 * Template Header
975 * Parts of the template header can be modified by the driver.
976 * These include the saved_state_array, capture_debug_level, driver_timestamp
977 */
978
979 #define QLA82XX_DBG_STATE_ARRAY_LEN 16
980 #define QLA82XX_DBG_CAP_SIZE_ARRAY_LEN 8
981 #define QLA82XX_DBG_RSVD_ARRAY_LEN 8
982
983 /*
984 * Driver Flags
985 */
986 #define QLA82XX_DBG_SKIPPED_FLAG 0x80 /* driver skipped this entry */
987 #define QLA82XX_DEFAULT_CAP_MASK 0xFF /* default capture mask */
988
989 struct qla82xx_md_template_hdr {
990 uint32_t entry_type;
991 uint32_t first_entry_offset;
992 uint32_t size_of_template;
993 uint32_t capture_debug_level;
994
995 uint32_t num_of_entries;
996 uint32_t version;
997 uint32_t driver_timestamp;
998 uint32_t template_checksum;
999
1000 uint32_t driver_capture_mask;
1001 uint32_t driver_info[3];
1002
1003 uint32_t saved_state_array[QLA82XX_DBG_STATE_ARRAY_LEN];
1004 uint32_t capture_size_array[QLA82XX_DBG_CAP_SIZE_ARRAY_LEN];
1005
1006 /* markers_array used to capture some special locations on board */
1007 uint32_t markers_array[QLA82XX_DBG_RSVD_ARRAY_LEN];
1008 uint32_t num_of_free_entries; /* For internal use */
1009 uint32_t free_entry_offset; /* For internal use */
1010 uint32_t total_table_size; /* For internal use */
1011 uint32_t bkup_table_offset; /* For internal use */
1012 } __packed;
1013
1014 /*
1015 * Entry Header: Common to All Entry Types
1016 */
1017
1018 /*
1019 * Driver Code is for driver to write some info about the entry.
1020 * Currently not used.
1021 */
1022 typedef struct qla82xx_md_entry_hdr {
1023 uint32_t entry_type;
1024 uint32_t entry_size;
1025 uint32_t entry_capture_size;
1026 struct {
1027 uint8_t entry_capture_mask;
1028 uint8_t entry_code;
1029 uint8_t driver_code;
1030 uint8_t driver_flags;
1031 } d_ctrl;
1032 } __packed qla82xx_md_entry_hdr_t;
1033
1034 /*
1035 * Read CRB entry header
1036 */
1037 struct qla82xx_md_entry_crb {
1038 qla82xx_md_entry_hdr_t h;
1039 uint32_t addr;
1040 struct {
1041 uint8_t addr_stride;
1042 uint8_t state_index_a;
1043 uint16_t poll_timeout;
1044 } crb_strd;
1045
1046 uint32_t data_size;
1047 uint32_t op_count;
1048
1049 struct {
1050 uint8_t opcode;
1051 uint8_t state_index_v;
1052 uint8_t shl;
1053 uint8_t shr;
1054 } crb_ctrl;
1055
1056 uint32_t value_1;
1057 uint32_t value_2;
1058 uint32_t value_3;
1059 } __packed;
1060
1061 /*
1062 * Cache entry header
1063 */
1064 struct qla82xx_md_entry_cache {
1065 qla82xx_md_entry_hdr_t h;
1066
1067 uint32_t tag_reg_addr;
1068 struct {
1069 uint16_t tag_value_stride;
1070 uint16_t init_tag_value;
1071 } addr_ctrl;
1072
1073 uint32_t data_size;
1074 uint32_t op_count;
1075
1076 uint32_t control_addr;
1077 struct {
1078 uint16_t write_value;
1079 uint8_t poll_mask;
1080 uint8_t poll_wait;
1081 } cache_ctrl;
1082
1083 uint32_t read_addr;
1084 struct {
1085 uint8_t read_addr_stride;
1086 uint8_t read_addr_cnt;
1087 uint16_t rsvd_1;
1088 } read_ctrl;
1089 } __packed;
1090
1091 /*
1092 * Read OCM
1093 */
1094 struct qla82xx_md_entry_rdocm {
1095 qla82xx_md_entry_hdr_t h;
1096
1097 uint32_t rsvd_0;
1098 uint32_t rsvd_1;
1099 uint32_t data_size;
1100 uint32_t op_count;
1101
1102 uint32_t rsvd_2;
1103 uint32_t rsvd_3;
1104 uint32_t read_addr;
1105 uint32_t read_addr_stride;
1106 uint32_t read_addr_cntrl;
1107 } __packed;
1108
1109 /*
1110 * Read Memory
1111 */
1112 struct qla82xx_md_entry_rdmem {
1113 qla82xx_md_entry_hdr_t h;
1114 uint32_t rsvd[6];
1115 uint32_t read_addr;
1116 uint32_t read_data_size;
1117 } __packed;
1118
1119 /*
1120 * Read ROM
1121 */
1122 struct qla82xx_md_entry_rdrom {
1123 qla82xx_md_entry_hdr_t h;
1124 uint32_t rsvd[6];
1125 uint32_t read_addr;
1126 uint32_t read_data_size;
1127 } __packed;
1128
1129 struct qla82xx_md_entry_mux {
1130 qla82xx_md_entry_hdr_t h;
1131
1132 uint32_t select_addr;
1133 uint32_t rsvd_0;
1134 uint32_t data_size;
1135 uint32_t op_count;
1136
1137 uint32_t select_value;
1138 uint32_t select_value_stride;
1139 uint32_t read_addr;
1140 uint32_t rsvd_1;
1141 } __packed;
1142
1143 struct qla82xx_md_entry_queue {
1144 qla82xx_md_entry_hdr_t h;
1145
1146 uint32_t select_addr;
1147 struct {
1148 uint16_t queue_id_stride;
1149 uint16_t rsvd_0;
1150 } q_strd;
1151
1152 uint32_t data_size;
1153 uint32_t op_count;
1154 uint32_t rsvd_1;
1155 uint32_t rsvd_2;
1156
1157 uint32_t read_addr;
1158 struct {
1159 uint8_t read_addr_stride;
1160 uint8_t read_addr_cnt;
1161 uint16_t rsvd_3;
1162 } rd_strd;
1163 } __packed;
1164
1165 #define MBC_DIAGNOSTIC_MINIDUMP_TEMPLATE 0x129
1166 #define RQST_TMPLT_SIZE 0x0
1167 #define RQST_TMPLT 0x1
1168 #define MD_DIRECT_ROM_WINDOW 0x42110030
1169 #define MD_DIRECT_ROM_READ_BASE 0x42150000
1170 #define MD_MIU_TEST_AGT_CTRL 0x41000090
1171 #define MD_MIU_TEST_AGT_ADDR_LO 0x41000094
1172 #define MD_MIU_TEST_AGT_ADDR_HI 0x41000098
1173
1174 static const int MD_MIU_TEST_AGT_RDDATA[] = { 0x410000A8, 0x410000AC,
1175 0x410000B8, 0x410000BC };
1176
1177 #define CRB_NIU_XG_PAUSE_CTL_P0 0x1
1178 #define CRB_NIU_XG_PAUSE_CTL_P1 0x8
1179
1180 #endif