arch/arm/mach-stmp378x/include/mach/regs-dri.h

   1 /*
   2  * stmp378x: DRI register definitions
   3  *
   4  * Copyright (c) 2008 Freescale Semiconductor
   5  * Copyright 2008 Embedded Alley Solutions, Inc All Rights Reserved.
   6  *
   7  * This program is free software; you can redistribute it and/or modify
   8  * it under the terms of the GNU General Public License as published by
   9  * the Free Software Foundation; either version 2 of the License, or
  10  * (at your option) any later version.
  11  *
  12  * This program is distributed in the hope that it will be useful,
  13  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  15  * GNU General Public License for more details.
  16  *
  17  * You should have received a copy of the GNU General Public License
  18  * along with this program; if not, write to the Free Software
  19  * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
  20  */
  21 #define REGS_DRI_BASE   (STMP3XXX_REGS_BASE + 0x74000)
  22 #define REGS_DRI_PHYS   0x80074000
  23 #define REGS_DRI_SIZE   0x2000
  24
  25 #define HW_DRI_CTRL             0x0
  26 #define BM_DRI_CTRL_RUN         0x00000001
  27 #define BP_DRI_CTRL_RUN         0
  28 #define BM_DRI_CTRL_ATTENTION_IRQ       0x00000002
  29 #define BM_DRI_CTRL_PILOT_SYNC_LOSS_IRQ 0x00000004
  30 #define BM_DRI_CTRL_OVERFLOW_IRQ        0x00000008
  31 #define BM_DRI_CTRL_ATTENTION_IRQ_EN    0x00000200
  32 #define BM_DRI_CTRL_PILOT_SYNC_LOSS_IRQ_EN      0x00000400
  33 #define BM_DRI_CTRL_OVERFLOW_IRQ_EN     0x00000800
  34 #define BM_DRI_CTRL_REACQUIRE_PHASE     0x00008000
  35 #define BM_DRI_CTRL_STOP_ON_PILOT_ERROR 0x02000000
  36 #define BM_DRI_CTRL_STOP_ON_OFLOW_ERROR 0x04000000
  37 #define BM_DRI_CTRL_ENABLE_INPUTS       0x20000000
  38 #define BM_DRI_CTRL_CLKGATE     0x40000000
  39 #define BM_DRI_CTRL_SFTRST      0x80000000
  40
  41 #define HW_DRI_TIMING           0x10
  42 #define BM_DRI_TIMING_GAP_DETECTION_INTERVAL    0x000000FF
  43 #define BP_DRI_TIMING_GAP_DETECTION_INTERVAL    0
  44 #define BM_DRI_TIMING_PILOT_REP_RATE    0x000F0000
  45 #define BP_DRI_TIMING_PILOT_REP_RATE    16