?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge tag 'v3.3.7' into 3.3/master
[zen-stable.git] / drivers / net / wireless / iwlegacy / common.c
bloba608bc7ca33a49ad673e6c238d72c877a12678c3
1 /******************************************************************************
2 *
3 * GPL LICENSE SUMMARY
4 *
5 * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of version 2 of the GNU General Public License as
9 * published by the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful, but
12 * WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
19 * USA
20 *
21 * The full GNU General Public License is included in this distribution
22 * in the file called LICENSE.GPL.
23 *
24 * Contact Information:
25 * Intel Linux Wireless <ilw@linux.intel.com>
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *****************************************************************************/
28
29 #include <linux/kernel.h>
30 #include <linux/module.h>
31 #include <linux/etherdevice.h>
32 #include <linux/sched.h>
33 #include <linux/slab.h>
34 #include <linux/types.h>
35 #include <linux/lockdep.h>
36 #include <linux/init.h>
37 #include <linux/pci.h>
38 #include <linux/dma-mapping.h>
39 #include <linux/delay.h>
40 #include <linux/skbuff.h>
41 #include <net/mac80211.h>
42
43 #include "common.h"
44
45 int
46 _il_poll_bit(struct il_priv *il, u32 addr, u32 bits, u32 mask, int timeout)
47 {
48 const int interval = 10; /* microseconds */
49 int t = 0;
50
51 do {
52 if ((_il_rd(il, addr) & mask) == (bits & mask))
53 return t;
54 udelay(interval);
55 t += interval;
56 } while (t < timeout);
57
58 return -ETIMEDOUT;
59 }
60 EXPORT_SYMBOL(_il_poll_bit);
61
62 void
63 il_set_bit(struct il_priv *p, u32 r, u32 m)
64 {
65 unsigned long reg_flags;
66
67 spin_lock_irqsave(&p->reg_lock, reg_flags);
68 _il_set_bit(p, r, m);
69 spin_unlock_irqrestore(&p->reg_lock, reg_flags);
70 }
71 EXPORT_SYMBOL(il_set_bit);
72
73 void
74 il_clear_bit(struct il_priv *p, u32 r, u32 m)
75 {
76 unsigned long reg_flags;
77
78 spin_lock_irqsave(&p->reg_lock, reg_flags);
79 _il_clear_bit(p, r, m);
80 spin_unlock_irqrestore(&p->reg_lock, reg_flags);
81 }
82 EXPORT_SYMBOL(il_clear_bit);
83
84 int
85 _il_grab_nic_access(struct il_priv *il)
86 {
87 int ret;
88 u32 val;
89
90 /* this bit wakes up the NIC */
91 _il_set_bit(il, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
92
93 /*
94 * These bits say the device is running, and should keep running for
95 * at least a short while (at least as long as MAC_ACCESS_REQ stays 1),
96 * but they do not indicate that embedded SRAM is restored yet;
97 * 3945 and 4965 have volatile SRAM, and must save/restore contents
98 * to/from host DRAM when sleeping/waking for power-saving.
99 * Each direction takes approximately 1/4 millisecond; with this
100 * overhead, it's a good idea to grab and hold MAC_ACCESS_REQUEST if a
101 * series of register accesses are expected (e.g. reading Event Log),
102 * to keep device from sleeping.
103 *
104 * CSR_UCODE_DRV_GP1 register bit MAC_SLEEP == 0 indicates that
105 * SRAM is okay/restored. We don't check that here because this call
106 * is just for hardware register access; but GP1 MAC_SLEEP check is a
107 * good idea before accessing 3945/4965 SRAM (e.g. reading Event Log).
108 *
109 */
110 ret =
111 _il_poll_bit(il, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN,
112 (CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY |
113 CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP), 15000);
114 if (ret < 0) {
115 val = _il_rd(il, CSR_GP_CNTRL);
116 IL_ERR("MAC is in deep sleep!. CSR_GP_CNTRL = 0x%08X\n", val);
117 _il_wr(il, CSR_RESET, CSR_RESET_REG_FLAG_FORCE_NMI);
118 return -EIO;
119 }
120
121 return 0;
122 }
123 EXPORT_SYMBOL_GPL(_il_grab_nic_access);
124
125 int
126 il_poll_bit(struct il_priv *il, u32 addr, u32 mask, int timeout)
127 {
128 const int interval = 10; /* microseconds */
129 int t = 0;
130
131 do {
132 if ((il_rd(il, addr) & mask) == mask)
133 return t;
134 udelay(interval);
135 t += interval;
136 } while (t < timeout);
137
138 return -ETIMEDOUT;
139 }
140 EXPORT_SYMBOL(il_poll_bit);
141
142 u32
143 il_rd_prph(struct il_priv *il, u32 reg)
144 {
145 unsigned long reg_flags;
146 u32 val;
147
148 spin_lock_irqsave(&il->reg_lock, reg_flags);
149 _il_grab_nic_access(il);
150 val = _il_rd_prph(il, reg);
151 _il_release_nic_access(il);
152 spin_unlock_irqrestore(&il->reg_lock, reg_flags);
153 return val;
154 }
155 EXPORT_SYMBOL(il_rd_prph);
156
157 void
158 il_wr_prph(struct il_priv *il, u32 addr, u32 val)
159 {
160 unsigned long reg_flags;
161
162 spin_lock_irqsave(&il->reg_lock, reg_flags);
163 if (!_il_grab_nic_access(il)) {
164 _il_wr_prph(il, addr, val);
165 _il_release_nic_access(il);
166 }
167 spin_unlock_irqrestore(&il->reg_lock, reg_flags);
168 }
169 EXPORT_SYMBOL(il_wr_prph);
170
171 u32
172 il_read_targ_mem(struct il_priv *il, u32 addr)
173 {
174 unsigned long reg_flags;
175 u32 value;
176
177 spin_lock_irqsave(&il->reg_lock, reg_flags);
178 _il_grab_nic_access(il);
179
180 _il_wr(il, HBUS_TARG_MEM_RADDR, addr);
181 rmb();
182 value = _il_rd(il, HBUS_TARG_MEM_RDAT);
183
184 _il_release_nic_access(il);
185 spin_unlock_irqrestore(&il->reg_lock, reg_flags);
186 return value;
187 }
188 EXPORT_SYMBOL(il_read_targ_mem);
189
190 void
191 il_write_targ_mem(struct il_priv *il, u32 addr, u32 val)
192 {
193 unsigned long reg_flags;
194
195 spin_lock_irqsave(&il->reg_lock, reg_flags);
196 if (!_il_grab_nic_access(il)) {
197 _il_wr(il, HBUS_TARG_MEM_WADDR, addr);
198 wmb();
199 _il_wr(il, HBUS_TARG_MEM_WDAT, val);
200 _il_release_nic_access(il);
201 }
202 spin_unlock_irqrestore(&il->reg_lock, reg_flags);
203 }
204 EXPORT_SYMBOL(il_write_targ_mem);
205
206 const char *
207 il_get_cmd_string(u8 cmd)
208 {
209 switch (cmd) {
210 IL_CMD(N_ALIVE);
211 IL_CMD(N_ERROR);
212 IL_CMD(C_RXON);
213 IL_CMD(C_RXON_ASSOC);
214 IL_CMD(C_QOS_PARAM);
215 IL_CMD(C_RXON_TIMING);
216 IL_CMD(C_ADD_STA);
217 IL_CMD(C_REM_STA);
218 IL_CMD(C_WEPKEY);
219 IL_CMD(N_3945_RX);
220 IL_CMD(C_TX);
221 IL_CMD(C_RATE_SCALE);
222 IL_CMD(C_LEDS);
223 IL_CMD(C_TX_LINK_QUALITY_CMD);
224 IL_CMD(C_CHANNEL_SWITCH);
225 IL_CMD(N_CHANNEL_SWITCH);
226 IL_CMD(C_SPECTRUM_MEASUREMENT);
227 IL_CMD(N_SPECTRUM_MEASUREMENT);
228 IL_CMD(C_POWER_TBL);
229 IL_CMD(N_PM_SLEEP);
230 IL_CMD(N_PM_DEBUG_STATS);
231 IL_CMD(C_SCAN);
232 IL_CMD(C_SCAN_ABORT);
233 IL_CMD(N_SCAN_START);
234 IL_CMD(N_SCAN_RESULTS);
235 IL_CMD(N_SCAN_COMPLETE);
236 IL_CMD(N_BEACON);
237 IL_CMD(C_TX_BEACON);
238 IL_CMD(C_TX_PWR_TBL);
239 IL_CMD(C_BT_CONFIG);
240 IL_CMD(C_STATS);
241 IL_CMD(N_STATS);
242 IL_CMD(N_CARD_STATE);
243 IL_CMD(N_MISSED_BEACONS);
244 IL_CMD(C_CT_KILL_CONFIG);
245 IL_CMD(C_SENSITIVITY);
246 IL_CMD(C_PHY_CALIBRATION);
247 IL_CMD(N_RX_PHY);
248 IL_CMD(N_RX_MPDU);
249 IL_CMD(N_RX);
250 IL_CMD(N_COMPRESSED_BA);
251 default:
252 return "UNKNOWN";
253
254 }
255 }
256 EXPORT_SYMBOL(il_get_cmd_string);
257
258 #define HOST_COMPLETE_TIMEOUT (HZ / 2)
259
260 static void
261 il_generic_cmd_callback(struct il_priv *il, struct il_device_cmd *cmd,
262 struct il_rx_pkt *pkt)
263 {
264 if (pkt->hdr.flags & IL_CMD_FAILED_MSK) {
265 IL_ERR("Bad return from %s (0x%08X)\n",
266 il_get_cmd_string(cmd->hdr.cmd), pkt->hdr.flags);
267 return;
268 }
269 #ifdef CONFIG_IWLEGACY_DEBUG
270 switch (cmd->hdr.cmd) {
271 case C_TX_LINK_QUALITY_CMD:
272 case C_SENSITIVITY:
273 D_HC_DUMP("back from %s (0x%08X)\n",
274 il_get_cmd_string(cmd->hdr.cmd), pkt->hdr.flags);
275 break;
276 default:
277 D_HC("back from %s (0x%08X)\n", il_get_cmd_string(cmd->hdr.cmd),
278 pkt->hdr.flags);
279 }
280 #endif
281 }
282
283 static int
284 il_send_cmd_async(struct il_priv *il, struct il_host_cmd *cmd)
285 {
286 int ret;
287
288 BUG_ON(!(cmd->flags & CMD_ASYNC));
289
290 /* An asynchronous command can not expect an SKB to be set. */
291 BUG_ON(cmd->flags & CMD_WANT_SKB);
292
293 /* Assign a generic callback if one is not provided */
294 if (!cmd->callback)
295 cmd->callback = il_generic_cmd_callback;
296
297 if (test_bit(S_EXIT_PENDING, &il->status))
298 return -EBUSY;
299
300 ret = il_enqueue_hcmd(il, cmd);
301 if (ret < 0) {
302 IL_ERR("Error sending %s: enqueue_hcmd failed: %d\n",
303 il_get_cmd_string(cmd->id), ret);
304 return ret;
305 }
306 return 0;
307 }
308
309 int
310 il_send_cmd_sync(struct il_priv *il, struct il_host_cmd *cmd)
311 {
312 int cmd_idx;
313 int ret;
314
315 lockdep_assert_held(&il->mutex);
316
317 BUG_ON(cmd->flags & CMD_ASYNC);
318
319 /* A synchronous command can not have a callback set. */
320 BUG_ON(cmd->callback);
321
322 D_INFO("Attempting to send sync command %s\n",
323 il_get_cmd_string(cmd->id));
324
325 set_bit(S_HCMD_ACTIVE, &il->status);
326 D_INFO("Setting HCMD_ACTIVE for command %s\n",
327 il_get_cmd_string(cmd->id));
328
329 cmd_idx = il_enqueue_hcmd(il, cmd);
330 if (cmd_idx < 0) {
331 ret = cmd_idx;
332 IL_ERR("Error sending %s: enqueue_hcmd failed: %d\n",
333 il_get_cmd_string(cmd->id), ret);
334 goto out;
335 }
336
337 ret = wait_event_timeout(il->wait_command_queue,
338 !test_bit(S_HCMD_ACTIVE, &il->status),
339 HOST_COMPLETE_TIMEOUT);
340 if (!ret) {
341 if (test_bit(S_HCMD_ACTIVE, &il->status)) {
342 IL_ERR("Error sending %s: time out after %dms.\n",
343 il_get_cmd_string(cmd->id),
344 jiffies_to_msecs(HOST_COMPLETE_TIMEOUT));
345
346 clear_bit(S_HCMD_ACTIVE, &il->status);
347 D_INFO("Clearing HCMD_ACTIVE for command %s\n",
348 il_get_cmd_string(cmd->id));
349 ret = -ETIMEDOUT;
350 goto cancel;
351 }
352 }
353
354 if (test_bit(S_RF_KILL_HW, &il->status)) {
355 IL_ERR("Command %s aborted: RF KILL Switch\n",
356 il_get_cmd_string(cmd->id));
357 ret = -ECANCELED;
358 goto fail;
359 }
360 if (test_bit(S_FW_ERROR, &il->status)) {
361 IL_ERR("Command %s failed: FW Error\n",
362 il_get_cmd_string(cmd->id));
363 ret = -EIO;
364 goto fail;
365 }
366 if ((cmd->flags & CMD_WANT_SKB) && !cmd->reply_page) {
367 IL_ERR("Error: Response NULL in '%s'\n",
368 il_get_cmd_string(cmd->id));
369 ret = -EIO;
370 goto cancel;
371 }
372
373 ret = 0;
374 goto out;
375
376 cancel:
377 if (cmd->flags & CMD_WANT_SKB) {
378 /*
379 * Cancel the CMD_WANT_SKB flag for the cmd in the
380 * TX cmd queue. Otherwise in case the cmd comes
381 * in later, it will possibly set an invalid
382 * address (cmd->meta.source).
383 */
384 il->txq[il->cmd_queue].meta[cmd_idx].flags &= ~CMD_WANT_SKB;
385 }
386 fail:
387 if (cmd->reply_page) {
388 il_free_pages(il, cmd->reply_page);
389 cmd->reply_page = 0;
390 }
391 out:
392 return ret;
393 }
394 EXPORT_SYMBOL(il_send_cmd_sync);
395
396 int
397 il_send_cmd(struct il_priv *il, struct il_host_cmd *cmd)
398 {
399 if (cmd->flags & CMD_ASYNC)
400 return il_send_cmd_async(il, cmd);
401
402 return il_send_cmd_sync(il, cmd);
403 }
404 EXPORT_SYMBOL(il_send_cmd);
405
406 int
407 il_send_cmd_pdu(struct il_priv *il, u8 id, u16 len, const void *data)
408 {
409 struct il_host_cmd cmd = {
410 .id = id,
411 .len = len,
412 .data = data,
413 };
414
415 return il_send_cmd_sync(il, &cmd);
416 }
417 EXPORT_SYMBOL(il_send_cmd_pdu);
418
419 int
420 il_send_cmd_pdu_async(struct il_priv *il, u8 id, u16 len, const void *data,
421 void (*callback) (struct il_priv *il,
422 struct il_device_cmd *cmd,
423 struct il_rx_pkt *pkt))
424 {
425 struct il_host_cmd cmd = {
426 .id = id,
427 .len = len,
428 .data = data,
429 };
430
431 cmd.flags |= CMD_ASYNC;
432 cmd.callback = callback;
433
434 return il_send_cmd_async(il, &cmd);
435 }
436 EXPORT_SYMBOL(il_send_cmd_pdu_async);
437
438 /* default: IL_LED_BLINK(0) using blinking idx table */
439 static int led_mode;
440 module_param(led_mode, int, S_IRUGO);
441 MODULE_PARM_DESC(led_mode,
442 "0=system default, " "1=On(RF On)/Off(RF Off), 2=blinking");
443
444 /* Throughput OFF time(ms) ON time (ms)
445 * >300 25 25
446 * >200 to 300 40 40
447 * >100 to 200 55 55
448 * >70 to 100 65 65
449 * >50 to 70 75 75
450 * >20 to 50 85 85
451 * >10 to 20 95 95
452 * >5 to 10 110 110
453 * >1 to 5 130 130
454 * >0 to 1 167 167
455 * <=0 SOLID ON
456 */
457 static const struct ieee80211_tpt_blink il_blink[] = {
458 {.throughput = 0, .blink_time = 334},
459 {.throughput = 1 * 1024 - 1, .blink_time = 260},
460 {.throughput = 5 * 1024 - 1, .blink_time = 220},
461 {.throughput = 10 * 1024 - 1, .blink_time = 190},
462 {.throughput = 20 * 1024 - 1, .blink_time = 170},
463 {.throughput = 50 * 1024 - 1, .blink_time = 150},
464 {.throughput = 70 * 1024 - 1, .blink_time = 130},
465 {.throughput = 100 * 1024 - 1, .blink_time = 110},
466 {.throughput = 200 * 1024 - 1, .blink_time = 80},
467 {.throughput = 300 * 1024 - 1, .blink_time = 50},
468 };
469
470 /*
471 * Adjust led blink rate to compensate on a MAC Clock difference on every HW
472 * Led blink rate analysis showed an average deviation of 0% on 3945,
473 * 5% on 4965 HW.
474 * Need to compensate on the led on/off time per HW according to the deviation
475 * to achieve the desired led frequency
476 * The calculation is: (100-averageDeviation)/100 * blinkTime
477 * For code efficiency the calculation will be:
478 * compensation = (100 - averageDeviation) * 64 / 100
479 * NewBlinkTime = (compensation * BlinkTime) / 64
480 */
481 static inline u8
482 il_blink_compensation(struct il_priv *il, u8 time, u16 compensation)
483 {
484 if (!compensation) {
485 IL_ERR("undefined blink compensation: "
486 "use pre-defined blinking time\n");
487 return time;
488 }
489
490 return (u8) ((time * compensation) >> 6);
491 }
492
493 /* Set led pattern command */
494 static int
495 il_led_cmd(struct il_priv *il, unsigned long on, unsigned long off)
496 {
497 struct il_led_cmd led_cmd = {
498 .id = IL_LED_LINK,
499 .interval = IL_DEF_LED_INTRVL
500 };
501 int ret;
502
503 if (!test_bit(S_READY, &il->status))
504 return -EBUSY;
505
506 if (il->blink_on == on && il->blink_off == off)
507 return 0;
508
509 if (off == 0) {
510 /* led is SOLID_ON */
511 on = IL_LED_SOLID;
512 }
513
514 D_LED("Led blink time compensation=%u\n",
515 il->cfg->base_params->led_compensation);
516 led_cmd.on =
517 il_blink_compensation(il, on,
518 il->cfg->base_params->led_compensation);
519 led_cmd.off =
520 il_blink_compensation(il, off,
521 il->cfg->base_params->led_compensation);
522
523 ret = il->cfg->ops->led->cmd(il, &led_cmd);
524 if (!ret) {
525 il->blink_on = on;
526 il->blink_off = off;
527 }
528 return ret;
529 }
530
531 static void
532 il_led_brightness_set(struct led_classdev *led_cdev,
533 enum led_brightness brightness)
534 {
535 struct il_priv *il = container_of(led_cdev, struct il_priv, led);
536 unsigned long on = 0;
537
538 if (brightness > 0)
539 on = IL_LED_SOLID;
540
541 il_led_cmd(il, on, 0);
542 }
543
544 static int
545 il_led_blink_set(struct led_classdev *led_cdev, unsigned long *delay_on,
546 unsigned long *delay_off)
547 {
548 struct il_priv *il = container_of(led_cdev, struct il_priv, led);
549
550 return il_led_cmd(il, *delay_on, *delay_off);
551 }
552
553 void
554 il_leds_init(struct il_priv *il)
555 {
556 int mode = led_mode;
557 int ret;
558
559 if (mode == IL_LED_DEFAULT)
560 mode = il->cfg->led_mode;
561
562 il->led.name =
563 kasprintf(GFP_KERNEL, "%s-led", wiphy_name(il->hw->wiphy));
564 il->led.brightness_set = il_led_brightness_set;
565 il->led.blink_set = il_led_blink_set;
566 il->led.max_brightness = 1;
567
568 switch (mode) {
569 case IL_LED_DEFAULT:
570 WARN_ON(1);
571 break;
572 case IL_LED_BLINK:
573 il->led.default_trigger =
574 ieee80211_create_tpt_led_trigger(il->hw,
575 IEEE80211_TPT_LEDTRIG_FL_CONNECTED,
576 il_blink,
577 ARRAY_SIZE(il_blink));
578 break;
579 case IL_LED_RF_STATE:
580 il->led.default_trigger = ieee80211_get_radio_led_name(il->hw);
581 break;
582 }
583
584 ret = led_classdev_register(&il->pci_dev->dev, &il->led);
585 if (ret) {
586 kfree(il->led.name);
587 return;
588 }
589
590 il->led_registered = true;
591 }
592 EXPORT_SYMBOL(il_leds_init);
593
594 void
595 il_leds_exit(struct il_priv *il)
596 {
597 if (!il->led_registered)
598 return;
599
600 led_classdev_unregister(&il->led);
601 kfree(il->led.name);
602 }
603 EXPORT_SYMBOL(il_leds_exit);
604
605 /************************** EEPROM BANDS ****************************
606 *
607 * The il_eeprom_band definitions below provide the mapping from the
608 * EEPROM contents to the specific channel number supported for each
609 * band.
610 *
611 * For example, il_priv->eeprom.band_3_channels[4] from the band_3
612 * definition below maps to physical channel 42 in the 5.2GHz spectrum.
613 * The specific geography and calibration information for that channel
614 * is contained in the eeprom map itself.
615 *
616 * During init, we copy the eeprom information and channel map
617 * information into il->channel_info_24/52 and il->channel_map_24/52
618 *
619 * channel_map_24/52 provides the idx in the channel_info array for a
620 * given channel. We have to have two separate maps as there is channel
621 * overlap with the 2.4GHz and 5.2GHz spectrum as seen in band_1 and
622 * band_2
623 *
624 * A value of 0xff stored in the channel_map indicates that the channel
625 * is not supported by the hardware at all.
626 *
627 * A value of 0xfe in the channel_map indicates that the channel is not
628 * valid for Tx with the current hardware. This means that
629 * while the system can tune and receive on a given channel, it may not
630 * be able to associate or transmit any frames on that
631 * channel. There is no corresponding channel information for that
632 * entry.
633 *
634 *********************************************************************/
635
636 /* 2.4 GHz */
637 const u8 il_eeprom_band_1[14] = {
638 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
639 };
640
641 /* 5.2 GHz bands */
642 static const u8 il_eeprom_band_2[] = { /* 4915-5080MHz */
643 183, 184, 185, 187, 188, 189, 192, 196, 7, 8, 11, 12, 16
644 };
645
646 static const u8 il_eeprom_band_3[] = { /* 5170-5320MHz */
647 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64
648 };
649
650 static const u8 il_eeprom_band_4[] = { /* 5500-5700MHz */
651 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140
652 };
653
654 static const u8 il_eeprom_band_5[] = { /* 5725-5825MHz */
655 145, 149, 153, 157, 161, 165
656 };
657
658 static const u8 il_eeprom_band_6[] = { /* 2.4 ht40 channel */
659 1, 2, 3, 4, 5, 6, 7
660 };
661
662 static const u8 il_eeprom_band_7[] = { /* 5.2 ht40 channel */
663 36, 44, 52, 60, 100, 108, 116, 124, 132, 149, 157
664 };
665
666 /******************************************************************************
667 *
668 * EEPROM related functions
669 *
670 ******************************************************************************/
671
672 static int
673 il_eeprom_verify_signature(struct il_priv *il)
674 {
675 u32 gp = _il_rd(il, CSR_EEPROM_GP) & CSR_EEPROM_GP_VALID_MSK;
676 int ret = 0;
677
678 D_EEPROM("EEPROM signature=0x%08x\n", gp);
679 switch (gp) {
680 case CSR_EEPROM_GP_GOOD_SIG_EEP_LESS_THAN_4K:
681 case CSR_EEPROM_GP_GOOD_SIG_EEP_MORE_THAN_4K:
682 break;
683 default:
684 IL_ERR("bad EEPROM signature," "EEPROM_GP=0x%08x\n", gp);
685 ret = -ENOENT;
686 break;
687 }
688 return ret;
689 }
690
691 const u8 *
692 il_eeprom_query_addr(const struct il_priv *il, size_t offset)
693 {
694 BUG_ON(offset >= il->cfg->base_params->eeprom_size);
695 return &il->eeprom[offset];
696 }
697 EXPORT_SYMBOL(il_eeprom_query_addr);
698
699 u16
700 il_eeprom_query16(const struct il_priv *il, size_t offset)
701 {
702 if (!il->eeprom)
703 return 0;
704 return (u16) il->eeprom[offset] | ((u16) il->eeprom[offset + 1] << 8);
705 }
706 EXPORT_SYMBOL(il_eeprom_query16);
707
708 /**
709 * il_eeprom_init - read EEPROM contents
710 *
711 * Load the EEPROM contents from adapter into il->eeprom
712 *
713 * NOTE: This routine uses the non-debug IO access functions.
714 */
715 int
716 il_eeprom_init(struct il_priv *il)
717 {
718 __le16 *e;
719 u32 gp = _il_rd(il, CSR_EEPROM_GP);
720 int sz;
721 int ret;
722 u16 addr;
723
724 /* allocate eeprom */
725 sz = il->cfg->base_params->eeprom_size;
726 D_EEPROM("NVM size = %d\n", sz);
727 il->eeprom = kzalloc(sz, GFP_KERNEL);
728 if (!il->eeprom) {
729 ret = -ENOMEM;
730 goto alloc_err;
731 }
732 e = (__le16 *) il->eeprom;
733
734 il->cfg->ops->lib->apm_ops.init(il);
735
736 ret = il_eeprom_verify_signature(il);
737 if (ret < 0) {
738 IL_ERR("EEPROM not found, EEPROM_GP=0x%08x\n", gp);
739 ret = -ENOENT;
740 goto err;
741 }
742
743 /* Make sure driver (instead of uCode) is allowed to read EEPROM */
744 ret = il->cfg->ops->lib->eeprom_ops.acquire_semaphore(il);
745 if (ret < 0) {
746 IL_ERR("Failed to acquire EEPROM semaphore.\n");
747 ret = -ENOENT;
748 goto err;
749 }
750
751 /* eeprom is an array of 16bit values */
752 for (addr = 0; addr < sz; addr += sizeof(u16)) {
753 u32 r;
754
755 _il_wr(il, CSR_EEPROM_REG,
756 CSR_EEPROM_REG_MSK_ADDR & (addr << 1));
757
758 ret =
759 _il_poll_bit(il, CSR_EEPROM_REG,
760 CSR_EEPROM_REG_READ_VALID_MSK,
761 CSR_EEPROM_REG_READ_VALID_MSK,
762 IL_EEPROM_ACCESS_TIMEOUT);
763 if (ret < 0) {
764 IL_ERR("Time out reading EEPROM[%d]\n", addr);
765 goto done;
766 }
767 r = _il_rd(il, CSR_EEPROM_REG);
768 e[addr / 2] = cpu_to_le16(r >> 16);
769 }
770
771 D_EEPROM("NVM Type: %s, version: 0x%x\n", "EEPROM",
772 il_eeprom_query16(il, EEPROM_VERSION));
773
774 ret = 0;
775 done:
776 il->cfg->ops->lib->eeprom_ops.release_semaphore(il);
777
778 err:
779 if (ret)
780 il_eeprom_free(il);
781 /* Reset chip to save power until we load uCode during "up". */
782 il_apm_stop(il);
783 alloc_err:
784 return ret;
785 }
786 EXPORT_SYMBOL(il_eeprom_init);
787
788 void
789 il_eeprom_free(struct il_priv *il)
790 {
791 kfree(il->eeprom);
792 il->eeprom = NULL;
793 }
794 EXPORT_SYMBOL(il_eeprom_free);
795
796 static void
797 il_init_band_reference(const struct il_priv *il, int eep_band,
798 int *eeprom_ch_count,
799 const struct il_eeprom_channel **eeprom_ch_info,
800 const u8 **eeprom_ch_idx)
801 {
802 u32 offset =
803 il->cfg->ops->lib->eeprom_ops.regulatory_bands[eep_band - 1];
804 switch (eep_band) {
805 case 1: /* 2.4GHz band */
806 *eeprom_ch_count = ARRAY_SIZE(il_eeprom_band_1);
807 *eeprom_ch_info =
808 (struct il_eeprom_channel *)il_eeprom_query_addr(il,
809 offset);
810 *eeprom_ch_idx = il_eeprom_band_1;
811 break;
812 case 2: /* 4.9GHz band */
813 *eeprom_ch_count = ARRAY_SIZE(il_eeprom_band_2);
814 *eeprom_ch_info =
815 (struct il_eeprom_channel *)il_eeprom_query_addr(il,
816 offset);
817 *eeprom_ch_idx = il_eeprom_band_2;
818 break;
819 case 3: /* 5.2GHz band */
820 *eeprom_ch_count = ARRAY_SIZE(il_eeprom_band_3);
821 *eeprom_ch_info =
822 (struct il_eeprom_channel *)il_eeprom_query_addr(il,
823 offset);
824 *eeprom_ch_idx = il_eeprom_band_3;
825 break;
826 case 4: /* 5.5GHz band */
827 *eeprom_ch_count = ARRAY_SIZE(il_eeprom_band_4);
828 *eeprom_ch_info =
829 (struct il_eeprom_channel *)il_eeprom_query_addr(il,
830 offset);
831 *eeprom_ch_idx = il_eeprom_band_4;
832 break;
833 case 5: /* 5.7GHz band */
834 *eeprom_ch_count = ARRAY_SIZE(il_eeprom_band_5);
835 *eeprom_ch_info =
836 (struct il_eeprom_channel *)il_eeprom_query_addr(il,
837 offset);
838 *eeprom_ch_idx = il_eeprom_band_5;
839 break;
840 case 6: /* 2.4GHz ht40 channels */
841 *eeprom_ch_count = ARRAY_SIZE(il_eeprom_band_6);
842 *eeprom_ch_info =
843 (struct il_eeprom_channel *)il_eeprom_query_addr(il,
844 offset);
845 *eeprom_ch_idx = il_eeprom_band_6;
846 break;
847 case 7: /* 5 GHz ht40 channels */
848 *eeprom_ch_count = ARRAY_SIZE(il_eeprom_band_7);
849 *eeprom_ch_info =
850 (struct il_eeprom_channel *)il_eeprom_query_addr(il,
851 offset);
852 *eeprom_ch_idx = il_eeprom_band_7;
853 break;
854 default:
855 BUG();
856 }
857 }
858
859 #define CHECK_AND_PRINT(x) ((eeprom_ch->flags & EEPROM_CHANNEL_##x) \
860 ? # x " " : "")
861 /**
862 * il_mod_ht40_chan_info - Copy ht40 channel info into driver's il.
863 *
864 * Does not set up a command, or touch hardware.
865 */
866 static int
867 il_mod_ht40_chan_info(struct il_priv *il, enum ieee80211_band band, u16 channel,
868 const struct il_eeprom_channel *eeprom_ch,
869 u8 clear_ht40_extension_channel)
870 {
871 struct il_channel_info *ch_info;
872
873 ch_info =
874 (struct il_channel_info *)il_get_channel_info(il, band, channel);
875
876 if (!il_is_channel_valid(ch_info))
877 return -1;
878
879 D_EEPROM("HT40 Ch. %d [%sGHz] %s%s%s%s%s(0x%02x %ddBm):"
880 " Ad-Hoc %ssupported\n", ch_info->channel,
881 il_is_channel_a_band(ch_info) ? "5.2" : "2.4",
882 CHECK_AND_PRINT(IBSS), CHECK_AND_PRINT(ACTIVE),
883 CHECK_AND_PRINT(RADAR), CHECK_AND_PRINT(WIDE),
884 CHECK_AND_PRINT(DFS), eeprom_ch->flags,
885 eeprom_ch->max_power_avg,
886 ((eeprom_ch->flags & EEPROM_CHANNEL_IBSS) &&
887 !(eeprom_ch->flags & EEPROM_CHANNEL_RADAR)) ? "" : "not ");
888
889 ch_info->ht40_eeprom = *eeprom_ch;
890 ch_info->ht40_max_power_avg = eeprom_ch->max_power_avg;
891 ch_info->ht40_flags = eeprom_ch->flags;
892 if (eeprom_ch->flags & EEPROM_CHANNEL_VALID)
893 ch_info->ht40_extension_channel &=
894 ~clear_ht40_extension_channel;
895
896 return 0;
897 }
898
899 #define CHECK_AND_PRINT_I(x) ((eeprom_ch_info[ch].flags & EEPROM_CHANNEL_##x) \
900 ? # x " " : "")
901
902 /**
903 * il_init_channel_map - Set up driver's info for all possible channels
904 */
905 int
906 il_init_channel_map(struct il_priv *il)
907 {
908 int eeprom_ch_count = 0;
909 const u8 *eeprom_ch_idx = NULL;
910 const struct il_eeprom_channel *eeprom_ch_info = NULL;
911 int band, ch;
912 struct il_channel_info *ch_info;
913
914 if (il->channel_count) {
915 D_EEPROM("Channel map already initialized.\n");
916 return 0;
917 }
918
919 D_EEPROM("Initializing regulatory info from EEPROM\n");
920
921 il->channel_count =
922 ARRAY_SIZE(il_eeprom_band_1) + ARRAY_SIZE(il_eeprom_band_2) +
923 ARRAY_SIZE(il_eeprom_band_3) + ARRAY_SIZE(il_eeprom_band_4) +
924 ARRAY_SIZE(il_eeprom_band_5);
925
926 D_EEPROM("Parsing data for %d channels.\n", il->channel_count);
927
928 il->channel_info =
929 kzalloc(sizeof(struct il_channel_info) * il->channel_count,
930 GFP_KERNEL);
931 if (!il->channel_info) {
932 IL_ERR("Could not allocate channel_info\n");
933 il->channel_count = 0;
934 return -ENOMEM;
935 }
936
937 ch_info = il->channel_info;
938
939 /* Loop through the 5 EEPROM bands adding them in order to the
940 * channel map we maintain (that contains additional information than
941 * what just in the EEPROM) */
942 for (band = 1; band <= 5; band++) {
943
944 il_init_band_reference(il, band, &eeprom_ch_count,
945 &eeprom_ch_info, &eeprom_ch_idx);
946
947 /* Loop through each band adding each of the channels */
948 for (ch = 0; ch < eeprom_ch_count; ch++) {
949 ch_info->channel = eeprom_ch_idx[ch];
950 ch_info->band =
951 (band ==
952 1) ? IEEE80211_BAND_2GHZ : IEEE80211_BAND_5GHZ;
953
954 /* permanently store EEPROM's channel regulatory flags
955 * and max power in channel info database. */
956 ch_info->eeprom = eeprom_ch_info[ch];
957
958 /* Copy the run-time flags so they are there even on
959 * invalid channels */
960 ch_info->flags = eeprom_ch_info[ch].flags;
961 /* First write that ht40 is not enabled, and then enable
962 * one by one */
963 ch_info->ht40_extension_channel =
964 IEEE80211_CHAN_NO_HT40;
965
966 if (!(il_is_channel_valid(ch_info))) {
967 D_EEPROM("Ch. %d Flags %x [%sGHz] - "
968 "No traffic\n", ch_info->channel,
969 ch_info->flags,
970 il_is_channel_a_band(ch_info) ? "5.2" :
971 "2.4");
972 ch_info++;
973 continue;
974 }
975
976 /* Initialize regulatory-based run-time data */
977 ch_info->max_power_avg = ch_info->curr_txpow =
978 eeprom_ch_info[ch].max_power_avg;
979 ch_info->scan_power = eeprom_ch_info[ch].max_power_avg;
980 ch_info->min_power = 0;
981
982 D_EEPROM("Ch. %d [%sGHz] " "%s%s%s%s%s%s(0x%02x %ddBm):"
983 " Ad-Hoc %ssupported\n", ch_info->channel,
984 il_is_channel_a_band(ch_info) ? "5.2" : "2.4",
985 CHECK_AND_PRINT_I(VALID),
986 CHECK_AND_PRINT_I(IBSS),
987 CHECK_AND_PRINT_I(ACTIVE),
988 CHECK_AND_PRINT_I(RADAR),
989 CHECK_AND_PRINT_I(WIDE),
990 CHECK_AND_PRINT_I(DFS),
991 eeprom_ch_info[ch].flags,
992 eeprom_ch_info[ch].max_power_avg,
993 ((eeprom_ch_info[ch].
994 flags & EEPROM_CHANNEL_IBSS) &&
995 !(eeprom_ch_info[ch].
996 flags & EEPROM_CHANNEL_RADAR)) ? "" :
997 "not ");
998
999 ch_info++;
1000 }
1001 }
1002
1003 /* Check if we do have HT40 channels */
1004 if (il->cfg->ops->lib->eeprom_ops.regulatory_bands[5] ==
1005 EEPROM_REGULATORY_BAND_NO_HT40 &&
1006 il->cfg->ops->lib->eeprom_ops.regulatory_bands[6] ==
1007 EEPROM_REGULATORY_BAND_NO_HT40)
1008 return 0;
1009
1010 /* Two additional EEPROM bands for 2.4 and 5 GHz HT40 channels */
1011 for (band = 6; band <= 7; band++) {
1012 enum ieee80211_band ieeeband;
1013
1014 il_init_band_reference(il, band, &eeprom_ch_count,
1015 &eeprom_ch_info, &eeprom_ch_idx);
1016
1017 /* EEPROM band 6 is 2.4, band 7 is 5 GHz */
1018 ieeeband =
1019 (band == 6) ? IEEE80211_BAND_2GHZ : IEEE80211_BAND_5GHZ;
1020
1021 /* Loop through each band adding each of the channels */
1022 for (ch = 0; ch < eeprom_ch_count; ch++) {
1023 /* Set up driver's info for lower half */
1024 il_mod_ht40_chan_info(il, ieeeband, eeprom_ch_idx[ch],
1025 &eeprom_ch_info[ch],
1026 IEEE80211_CHAN_NO_HT40PLUS);
1027
1028 /* Set up driver's info for upper half */
1029 il_mod_ht40_chan_info(il, ieeeband,
1030 eeprom_ch_idx[ch] + 4,
1031 &eeprom_ch_info[ch],
1032 IEEE80211_CHAN_NO_HT40MINUS);
1033 }
1034 }
1035
1036 return 0;
1037 }
1038 EXPORT_SYMBOL(il_init_channel_map);
1039
1040 /*
1041 * il_free_channel_map - undo allocations in il_init_channel_map
1042 */
1043 void
1044 il_free_channel_map(struct il_priv *il)
1045 {
1046 kfree(il->channel_info);
1047 il->channel_count = 0;
1048 }
1049 EXPORT_SYMBOL(il_free_channel_map);
1050
1051 /**
1052 * il_get_channel_info - Find driver's ilate channel info
1053 *
1054 * Based on band and channel number.
1055 */
1056 const struct il_channel_info *
1057 il_get_channel_info(const struct il_priv *il, enum ieee80211_band band,
1058 u16 channel)
1059 {
1060 int i;
1061
1062 switch (band) {
1063 case IEEE80211_BAND_5GHZ:
1064 for (i = 14; i < il->channel_count; i++) {
1065 if (il->channel_info[i].channel == channel)
1066 return &il->channel_info[i];
1067 }
1068 break;
1069 case IEEE80211_BAND_2GHZ:
1070 if (channel >= 1 && channel <= 14)
1071 return &il->channel_info[channel - 1];
1072 break;
1073 default:
1074 BUG();
1075 }
1076
1077 return NULL;
1078 }
1079 EXPORT_SYMBOL(il_get_channel_info);
1080
1081 /*
1082 * Setting power level allows the card to go to sleep when not busy.
1083 *
1084 * We calculate a sleep command based on the required latency, which
1085 * we get from mac80211. In order to handle thermal throttling, we can
1086 * also use pre-defined power levels.
1087 */
1088
1089 /*
1090 * This defines the old power levels. They are still used by default
1091 * (level 1) and for thermal throttle (levels 3 through 5)
1092 */
1093
1094 struct il_power_vec_entry {
1095 struct il_powertable_cmd cmd;
1096 u8 no_dtim; /* number of skip dtim */
1097 };
1098
1099 static void
1100 il_power_sleep_cam_cmd(struct il_priv *il, struct il_powertable_cmd *cmd)
1101 {
1102 memset(cmd, 0, sizeof(*cmd));
1103
1104 if (il->power_data.pci_pm)
1105 cmd->flags |= IL_POWER_PCI_PM_MSK;
1106
1107 D_POWER("Sleep command for CAM\n");
1108 }
1109
1110 static int
1111 il_set_power(struct il_priv *il, struct il_powertable_cmd *cmd)
1112 {
1113 D_POWER("Sending power/sleep command\n");
1114 D_POWER("Flags value = 0x%08X\n", cmd->flags);
1115 D_POWER("Tx timeout = %u\n", le32_to_cpu(cmd->tx_data_timeout));
1116 D_POWER("Rx timeout = %u\n", le32_to_cpu(cmd->rx_data_timeout));
1117 D_POWER("Sleep interval vector = { %d , %d , %d , %d , %d }\n",
1118 le32_to_cpu(cmd->sleep_interval[0]),
1119 le32_to_cpu(cmd->sleep_interval[1]),
1120 le32_to_cpu(cmd->sleep_interval[2]),
1121 le32_to_cpu(cmd->sleep_interval[3]),
1122 le32_to_cpu(cmd->sleep_interval[4]));
1123
1124 return il_send_cmd_pdu(il, C_POWER_TBL,
1125 sizeof(struct il_powertable_cmd), cmd);
1126 }
1127
1128 int
1129 il_power_set_mode(struct il_priv *il, struct il_powertable_cmd *cmd, bool force)
1130 {
1131 int ret;
1132 bool update_chains;
1133
1134 lockdep_assert_held(&il->mutex);
1135
1136 /* Don't update the RX chain when chain noise calibration is running */
1137 update_chains = il->chain_noise_data.state == IL_CHAIN_NOISE_DONE ||
1138 il->chain_noise_data.state == IL_CHAIN_NOISE_ALIVE;
1139
1140 if (!memcmp(&il->power_data.sleep_cmd, cmd, sizeof(*cmd)) && !force)
1141 return 0;
1142
1143 if (!il_is_ready_rf(il))
1144 return -EIO;
1145
1146 /* scan complete use sleep_power_next, need to be updated */
1147 memcpy(&il->power_data.sleep_cmd_next, cmd, sizeof(*cmd));
1148 if (test_bit(S_SCANNING, &il->status) && !force) {
1149 D_INFO("Defer power set mode while scanning\n");
1150 return 0;
1151 }
1152
1153 if (cmd->flags & IL_POWER_DRIVER_ALLOW_SLEEP_MSK)
1154 set_bit(S_POWER_PMI, &il->status);
1155
1156 ret = il_set_power(il, cmd);
1157 if (!ret) {
1158 if (!(cmd->flags & IL_POWER_DRIVER_ALLOW_SLEEP_MSK))
1159 clear_bit(S_POWER_PMI, &il->status);
1160
1161 if (il->cfg->ops->lib->update_chain_flags && update_chains)
1162 il->cfg->ops->lib->update_chain_flags(il);
1163 else if (il->cfg->ops->lib->update_chain_flags)
1164 D_POWER("Cannot update the power, chain noise "
1165 "calibration running: %d\n",
1166 il->chain_noise_data.state);
1167
1168 memcpy(&il->power_data.sleep_cmd, cmd, sizeof(*cmd));
1169 } else
1170 IL_ERR("set power fail, ret = %d", ret);
1171
1172 return ret;
1173 }
1174
1175 int
1176 il_power_update_mode(struct il_priv *il, bool force)
1177 {
1178 struct il_powertable_cmd cmd;
1179
1180 il_power_sleep_cam_cmd(il, &cmd);
1181 return il_power_set_mode(il, &cmd, force);
1182 }
1183 EXPORT_SYMBOL(il_power_update_mode);
1184
1185 /* initialize to default */
1186 void
1187 il_power_initialize(struct il_priv *il)
1188 {
1189 u16 lctl = il_pcie_link_ctl(il);
1190
1191 il->power_data.pci_pm = !(lctl & PCI_CFG_LINK_CTRL_VAL_L0S_EN);
1192
1193 il->power_data.debug_sleep_level_override = -1;
1194
1195 memset(&il->power_data.sleep_cmd, 0, sizeof(il->power_data.sleep_cmd));
1196 }
1197 EXPORT_SYMBOL(il_power_initialize);
1198
1199 /* For active scan, listen ACTIVE_DWELL_TIME (msec) on each channel after
1200 * sending probe req. This should be set long enough to hear probe responses
1201 * from more than one AP. */
1202 #define IL_ACTIVE_DWELL_TIME_24 (30) /* all times in msec */
1203 #define IL_ACTIVE_DWELL_TIME_52 (20)
1204
1205 #define IL_ACTIVE_DWELL_FACTOR_24GHZ (3)
1206 #define IL_ACTIVE_DWELL_FACTOR_52GHZ (2)
1207
1208 /* For passive scan, listen PASSIVE_DWELL_TIME (msec) on each channel.
1209 * Must be set longer than active dwell time.
1210 * For the most reliable scan, set > AP beacon interval (typically 100msec). */
1211 #define IL_PASSIVE_DWELL_TIME_24 (20) /* all times in msec */
1212 #define IL_PASSIVE_DWELL_TIME_52 (10)
1213 #define IL_PASSIVE_DWELL_BASE (100)
1214 #define IL_CHANNEL_TUNE_TIME 5
1215
1216 static int
1217 il_send_scan_abort(struct il_priv *il)
1218 {
1219 int ret;
1220 struct il_rx_pkt *pkt;
1221 struct il_host_cmd cmd = {
1222 .id = C_SCAN_ABORT,
1223 .flags = CMD_WANT_SKB,
1224 };
1225
1226 /* Exit instantly with error when device is not ready
1227 * to receive scan abort command or it does not perform
1228 * hardware scan currently */
1229 if (!test_bit(S_READY, &il->status) ||
1230 !test_bit(S_GEO_CONFIGURED, &il->status) ||
1231 !test_bit(S_SCAN_HW, &il->status) ||
1232 test_bit(S_FW_ERROR, &il->status) ||
1233 test_bit(S_EXIT_PENDING, &il->status))
1234 return -EIO;
1235
1236 ret = il_send_cmd_sync(il, &cmd);
1237 if (ret)
1238 return ret;
1239
1240 pkt = (struct il_rx_pkt *)cmd.reply_page;
1241 if (pkt->u.status != CAN_ABORT_STATUS) {
1242 /* The scan abort will return 1 for success or
1243 * 2 for "failure". A failure condition can be
1244 * due to simply not being in an active scan which
1245 * can occur if we send the scan abort before we
1246 * the microcode has notified us that a scan is
1247 * completed. */
1248 D_SCAN("SCAN_ABORT ret %d.\n", pkt->u.status);
1249 ret = -EIO;
1250 }
1251
1252 il_free_pages(il, cmd.reply_page);
1253 return ret;
1254 }
1255
1256 static void
1257 il_complete_scan(struct il_priv *il, bool aborted)
1258 {
1259 /* check if scan was requested from mac80211 */
1260 if (il->scan_request) {
1261 D_SCAN("Complete scan in mac80211\n");
1262 ieee80211_scan_completed(il->hw, aborted);
1263 }
1264
1265 il->scan_vif = NULL;
1266 il->scan_request = NULL;
1267 }
1268
1269 void
1270 il_force_scan_end(struct il_priv *il)
1271 {
1272 lockdep_assert_held(&il->mutex);
1273
1274 if (!test_bit(S_SCANNING, &il->status)) {
1275 D_SCAN("Forcing scan end while not scanning\n");
1276 return;
1277 }
1278
1279 D_SCAN("Forcing scan end\n");
1280 clear_bit(S_SCANNING, &il->status);
1281 clear_bit(S_SCAN_HW, &il->status);
1282 clear_bit(S_SCAN_ABORTING, &il->status);
1283 il_complete_scan(il, true);
1284 }
1285
1286 static void
1287 il_do_scan_abort(struct il_priv *il)
1288 {
1289 int ret;
1290
1291 lockdep_assert_held(&il->mutex);
1292
1293 if (!test_bit(S_SCANNING, &il->status)) {
1294 D_SCAN("Not performing scan to abort\n");
1295 return;
1296 }
1297
1298 if (test_and_set_bit(S_SCAN_ABORTING, &il->status)) {
1299 D_SCAN("Scan abort in progress\n");
1300 return;
1301 }
1302
1303 ret = il_send_scan_abort(il);
1304 if (ret) {
1305 D_SCAN("Send scan abort failed %d\n", ret);
1306 il_force_scan_end(il);
1307 } else
1308 D_SCAN("Successfully send scan abort\n");
1309 }
1310
1311 /**
1312 * il_scan_cancel - Cancel any currently executing HW scan
1313 */
1314 int
1315 il_scan_cancel(struct il_priv *il)
1316 {
1317 D_SCAN("Queuing abort scan\n");
1318 queue_work(il->workqueue, &il->abort_scan);
1319 return 0;
1320 }
1321 EXPORT_SYMBOL(il_scan_cancel);
1322
1323 /**
1324 * il_scan_cancel_timeout - Cancel any currently executing HW scan
1325 * @ms: amount of time to wait (in milliseconds) for scan to abort
1326 *
1327 */
1328 int
1329 il_scan_cancel_timeout(struct il_priv *il, unsigned long ms)
1330 {
1331 unsigned long timeout = jiffies + msecs_to_jiffies(ms);
1332
1333 lockdep_assert_held(&il->mutex);
1334
1335 D_SCAN("Scan cancel timeout\n");
1336
1337 il_do_scan_abort(il);
1338
1339 while (time_before_eq(jiffies, timeout)) {
1340 if (!test_bit(S_SCAN_HW, &il->status))
1341 break;
1342 msleep(20);
1343 }
1344
1345 return test_bit(S_SCAN_HW, &il->status);
1346 }
1347 EXPORT_SYMBOL(il_scan_cancel_timeout);
1348
1349 /* Service response to C_SCAN (0x80) */
1350 static void
1351 il_hdl_scan(struct il_priv *il, struct il_rx_buf *rxb)
1352 {
1353 #ifdef CONFIG_IWLEGACY_DEBUG
1354 struct il_rx_pkt *pkt = rxb_addr(rxb);
1355 struct il_scanreq_notification *notif =
1356 (struct il_scanreq_notification *)pkt->u.raw;
1357
1358 D_SCAN("Scan request status = 0x%x\n", notif->status);
1359 #endif
1360 }
1361
1362 /* Service N_SCAN_START (0x82) */
1363 static void
1364 il_hdl_scan_start(struct il_priv *il, struct il_rx_buf *rxb)
1365 {
1366 struct il_rx_pkt *pkt = rxb_addr(rxb);
1367 struct il_scanstart_notification *notif =
1368 (struct il_scanstart_notification *)pkt->u.raw;
1369 il->scan_start_tsf = le32_to_cpu(notif->tsf_low);
1370 D_SCAN("Scan start: " "%d [802.11%s] "
1371 "(TSF: 0x%08X:%08X) - %d (beacon timer %u)\n", notif->channel,
1372 notif->band ? "bg" : "a", le32_to_cpu(notif->tsf_high),
1373 le32_to_cpu(notif->tsf_low), notif->status, notif->beacon_timer);
1374 }
1375
1376 /* Service N_SCAN_RESULTS (0x83) */
1377 static void
1378 il_hdl_scan_results(struct il_priv *il, struct il_rx_buf *rxb)
1379 {
1380 #ifdef CONFIG_IWLEGACY_DEBUG
1381 struct il_rx_pkt *pkt = rxb_addr(rxb);
1382 struct il_scanresults_notification *notif =
1383 (struct il_scanresults_notification *)pkt->u.raw;
1384
1385 D_SCAN("Scan ch.res: " "%d [802.11%s] " "(TSF: 0x%08X:%08X) - %d "
1386 "elapsed=%lu usec\n", notif->channel, notif->band ? "bg" : "a",
1387 le32_to_cpu(notif->tsf_high), le32_to_cpu(notif->tsf_low),
1388 le32_to_cpu(notif->stats[0]),
1389 le32_to_cpu(notif->tsf_low) - il->scan_start_tsf);
1390 #endif
1391 }
1392
1393 /* Service N_SCAN_COMPLETE (0x84) */
1394 static void
1395 il_hdl_scan_complete(struct il_priv *il, struct il_rx_buf *rxb)
1396 {
1397
1398 #ifdef CONFIG_IWLEGACY_DEBUG
1399 struct il_rx_pkt *pkt = rxb_addr(rxb);
1400 struct il_scancomplete_notification *scan_notif = (void *)pkt->u.raw;
1401 #endif
1402
1403 D_SCAN("Scan complete: %d channels (TSF 0x%08X:%08X) - %d\n",
1404 scan_notif->scanned_channels, scan_notif->tsf_low,
1405 scan_notif->tsf_high, scan_notif->status);
1406
1407 /* The HW is no longer scanning */
1408 clear_bit(S_SCAN_HW, &il->status);
1409
1410 D_SCAN("Scan on %sGHz took %dms\n",
1411 (il->scan_band == IEEE80211_BAND_2GHZ) ? "2.4" : "5.2",
1412 jiffies_to_msecs(jiffies - il->scan_start));
1413
1414 queue_work(il->workqueue, &il->scan_completed);
1415 }
1416
1417 void
1418 il_setup_rx_scan_handlers(struct il_priv *il)
1419 {
1420 /* scan handlers */
1421 il->handlers[C_SCAN] = il_hdl_scan;
1422 il->handlers[N_SCAN_START] = il_hdl_scan_start;
1423 il->handlers[N_SCAN_RESULTS] = il_hdl_scan_results;
1424 il->handlers[N_SCAN_COMPLETE] = il_hdl_scan_complete;
1425 }
1426 EXPORT_SYMBOL(il_setup_rx_scan_handlers);
1427
1428 inline u16
1429 il_get_active_dwell_time(struct il_priv *il, enum ieee80211_band band,
1430 u8 n_probes)
1431 {
1432 if (band == IEEE80211_BAND_5GHZ)
1433 return IL_ACTIVE_DWELL_TIME_52 +
1434 IL_ACTIVE_DWELL_FACTOR_52GHZ * (n_probes + 1);
1435 else
1436 return IL_ACTIVE_DWELL_TIME_24 +
1437 IL_ACTIVE_DWELL_FACTOR_24GHZ * (n_probes + 1);
1438 }
1439 EXPORT_SYMBOL(il_get_active_dwell_time);
1440
1441 u16
1442 il_get_passive_dwell_time(struct il_priv *il, enum ieee80211_band band,
1443 struct ieee80211_vif *vif)
1444 {
1445 struct il_rxon_context *ctx = &il->ctx;
1446 u16 value;
1447
1448 u16 passive =
1449 (band ==
1450 IEEE80211_BAND_2GHZ) ? IL_PASSIVE_DWELL_BASE +
1451 IL_PASSIVE_DWELL_TIME_24 : IL_PASSIVE_DWELL_BASE +
1452 IL_PASSIVE_DWELL_TIME_52;
1453
1454 if (il_is_any_associated(il)) {
1455 /*
1456 * If we're associated, we clamp the maximum passive
1457 * dwell time to be 98% of the smallest beacon interval
1458 * (minus 2 * channel tune time)
1459 */
1460 value = ctx->vif ? ctx->vif->bss_conf.beacon_int : 0;
1461 if (value > IL_PASSIVE_DWELL_BASE || !value)
1462 value = IL_PASSIVE_DWELL_BASE;
1463 value = (value * 98) / 100 - IL_CHANNEL_TUNE_TIME * 2;
1464 passive = min(value, passive);
1465 }
1466
1467 return passive;
1468 }
1469 EXPORT_SYMBOL(il_get_passive_dwell_time);
1470
1471 void
1472 il_init_scan_params(struct il_priv *il)
1473 {
1474 u8 ant_idx = fls(il->hw_params.valid_tx_ant) - 1;
1475 if (!il->scan_tx_ant[IEEE80211_BAND_5GHZ])
1476 il->scan_tx_ant[IEEE80211_BAND_5GHZ] = ant_idx;
1477 if (!il->scan_tx_ant[IEEE80211_BAND_2GHZ])
1478 il->scan_tx_ant[IEEE80211_BAND_2GHZ] = ant_idx;
1479 }
1480 EXPORT_SYMBOL(il_init_scan_params);
1481
1482 static int
1483 il_scan_initiate(struct il_priv *il, struct ieee80211_vif *vif)
1484 {
1485 int ret;
1486
1487 lockdep_assert_held(&il->mutex);
1488
1489 if (WARN_ON(!il->cfg->ops->utils->request_scan))
1490 return -EOPNOTSUPP;
1491
1492 cancel_delayed_work(&il->scan_check);
1493
1494 if (!il_is_ready_rf(il)) {
1495 IL_WARN("Request scan called when driver not ready.\n");
1496 return -EIO;
1497 }
1498
1499 if (test_bit(S_SCAN_HW, &il->status)) {
1500 D_SCAN("Multiple concurrent scan requests in parallel.\n");
1501 return -EBUSY;
1502 }
1503
1504 if (test_bit(S_SCAN_ABORTING, &il->status)) {
1505 D_SCAN("Scan request while abort pending.\n");
1506 return -EBUSY;
1507 }
1508
1509 D_SCAN("Starting scan...\n");
1510
1511 set_bit(S_SCANNING, &il->status);
1512 il->scan_start = jiffies;
1513
1514 ret = il->cfg->ops->utils->request_scan(il, vif);
1515 if (ret) {
1516 clear_bit(S_SCANNING, &il->status);
1517 return ret;
1518 }
1519
1520 queue_delayed_work(il->workqueue, &il->scan_check,
1521 IL_SCAN_CHECK_WATCHDOG);
1522
1523 return 0;
1524 }
1525
1526 int
1527 il_mac_hw_scan(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
1528 struct cfg80211_scan_request *req)
1529 {
1530 struct il_priv *il = hw->priv;
1531 int ret;
1532
1533 D_MAC80211("enter\n");
1534
1535 if (req->n_channels == 0)
1536 return -EINVAL;
1537
1538 mutex_lock(&il->mutex);
1539
1540 if (test_bit(S_SCANNING, &il->status)) {
1541 D_SCAN("Scan already in progress.\n");
1542 ret = -EAGAIN;
1543 goto out_unlock;
1544 }
1545
1546 /* mac80211 will only ask for one band at a time */
1547 il->scan_request = req;
1548 il->scan_vif = vif;
1549 il->scan_band = req->channels[0]->band;
1550
1551 ret = il_scan_initiate(il, vif);
1552
1553 D_MAC80211("leave\n");
1554
1555 out_unlock:
1556 mutex_unlock(&il->mutex);
1557
1558 return ret;
1559 }
1560 EXPORT_SYMBOL(il_mac_hw_scan);
1561
1562 static void
1563 il_bg_scan_check(struct work_struct *data)
1564 {
1565 struct il_priv *il =
1566 container_of(data, struct il_priv, scan_check.work);
1567
1568 D_SCAN("Scan check work\n");
1569
1570 /* Since we are here firmware does not finish scan and
1571 * most likely is in bad shape, so we don't bother to
1572 * send abort command, just force scan complete to mac80211 */
1573 mutex_lock(&il->mutex);
1574 il_force_scan_end(il);
1575 mutex_unlock(&il->mutex);
1576 }
1577
1578 /**
1579 * il_fill_probe_req - fill in all required fields and IE for probe request
1580 */
1581
1582 u16
1583 il_fill_probe_req(struct il_priv *il, struct ieee80211_mgmt *frame,
1584 const u8 *ta, const u8 *ies, int ie_len, int left)
1585 {
1586 int len = 0;
1587 u8 *pos = NULL;
1588
1589 /* Make sure there is enough space for the probe request,
1590 * two mandatory IEs and the data */
1591 left -= 24;
1592 if (left < 0)
1593 return 0;
1594
1595 frame->frame_control = cpu_to_le16(IEEE80211_STYPE_PROBE_REQ);
1596 memcpy(frame->da, il_bcast_addr, ETH_ALEN);
1597 memcpy(frame->sa, ta, ETH_ALEN);
1598 memcpy(frame->bssid, il_bcast_addr, ETH_ALEN);
1599 frame->seq_ctrl = 0;
1600
1601 len += 24;
1602
1603 /* ...next IE... */
1604 pos = &frame->u.probe_req.variable[0];
1605
1606 /* fill in our indirect SSID IE */
1607 left -= 2;
1608 if (left < 0)
1609 return 0;
1610 *pos++ = WLAN_EID_SSID;
1611 *pos++ = 0;
1612
1613 len += 2;
1614
1615 if (WARN_ON(left < ie_len))
1616 return len;
1617
1618 if (ies && ie_len) {
1619 memcpy(pos, ies, ie_len);
1620 len += ie_len;
1621 }
1622
1623 return (u16) len;
1624 }
1625 EXPORT_SYMBOL(il_fill_probe_req);
1626
1627 static void
1628 il_bg_abort_scan(struct work_struct *work)
1629 {
1630 struct il_priv *il = container_of(work, struct il_priv, abort_scan);
1631
1632 D_SCAN("Abort scan work\n");
1633
1634 /* We keep scan_check work queued in case when firmware will not
1635 * report back scan completed notification */
1636 mutex_lock(&il->mutex);
1637 il_scan_cancel_timeout(il, 200);
1638 mutex_unlock(&il->mutex);
1639 }
1640
1641 static void
1642 il_bg_scan_completed(struct work_struct *work)
1643 {
1644 struct il_priv *il = container_of(work, struct il_priv, scan_completed);
1645 bool aborted;
1646
1647 D_SCAN("Completed scan.\n");
1648
1649 cancel_delayed_work(&il->scan_check);
1650
1651 mutex_lock(&il->mutex);
1652
1653 aborted = test_and_clear_bit(S_SCAN_ABORTING, &il->status);
1654 if (aborted)
1655 D_SCAN("Aborted scan completed.\n");
1656
1657 if (!test_and_clear_bit(S_SCANNING, &il->status)) {
1658 D_SCAN("Scan already completed.\n");
1659 goto out_settings;
1660 }
1661
1662 il_complete_scan(il, aborted);
1663
1664 out_settings:
1665 /* Can we still talk to firmware ? */
1666 if (!il_is_ready_rf(il))
1667 goto out;
1668
1669 /*
1670 * We do not commit power settings while scan is pending,
1671 * do it now if the settings changed.
1672 */
1673 il_power_set_mode(il, &il->power_data.sleep_cmd_next, false);
1674 il_set_tx_power(il, il->tx_power_next, false);
1675
1676 il->cfg->ops->utils->post_scan(il);
1677
1678 out:
1679 mutex_unlock(&il->mutex);
1680 }
1681
1682 void
1683 il_setup_scan_deferred_work(struct il_priv *il)
1684 {
1685 INIT_WORK(&il->scan_completed, il_bg_scan_completed);
1686 INIT_WORK(&il->abort_scan, il_bg_abort_scan);
1687 INIT_DELAYED_WORK(&il->scan_check, il_bg_scan_check);
1688 }
1689 EXPORT_SYMBOL(il_setup_scan_deferred_work);
1690
1691 void
1692 il_cancel_scan_deferred_work(struct il_priv *il)
1693 {
1694 cancel_work_sync(&il->abort_scan);
1695 cancel_work_sync(&il->scan_completed);
1696
1697 if (cancel_delayed_work_sync(&il->scan_check)) {
1698 mutex_lock(&il->mutex);
1699 il_force_scan_end(il);
1700 mutex_unlock(&il->mutex);
1701 }
1702 }
1703 EXPORT_SYMBOL(il_cancel_scan_deferred_work);
1704
1705 /* il->sta_lock must be held */
1706 static void
1707 il_sta_ucode_activate(struct il_priv *il, u8 sta_id)
1708 {
1709
1710 if (!(il->stations[sta_id].used & IL_STA_DRIVER_ACTIVE))
1711 IL_ERR("ACTIVATE a non DRIVER active station id %u addr %pM\n",
1712 sta_id, il->stations[sta_id].sta.sta.addr);
1713
1714 if (il->stations[sta_id].used & IL_STA_UCODE_ACTIVE) {
1715 D_ASSOC("STA id %u addr %pM already present"
1716 " in uCode (according to driver)\n", sta_id,
1717 il->stations[sta_id].sta.sta.addr);
1718 } else {
1719 il->stations[sta_id].used |= IL_STA_UCODE_ACTIVE;
1720 D_ASSOC("Added STA id %u addr %pM to uCode\n", sta_id,
1721 il->stations[sta_id].sta.sta.addr);
1722 }
1723 }
1724
1725 static int
1726 il_process_add_sta_resp(struct il_priv *il, struct il_addsta_cmd *addsta,
1727 struct il_rx_pkt *pkt, bool sync)
1728 {
1729 u8 sta_id = addsta->sta.sta_id;
1730 unsigned long flags;
1731 int ret = -EIO;
1732
1733 if (pkt->hdr.flags & IL_CMD_FAILED_MSK) {
1734 IL_ERR("Bad return from C_ADD_STA (0x%08X)\n", pkt->hdr.flags);
1735 return ret;
1736 }
1737
1738 D_INFO("Processing response for adding station %u\n", sta_id);
1739
1740 spin_lock_irqsave(&il->sta_lock, flags);
1741
1742 switch (pkt->u.add_sta.status) {
1743 case ADD_STA_SUCCESS_MSK:
1744 D_INFO("C_ADD_STA PASSED\n");
1745 il_sta_ucode_activate(il, sta_id);
1746 ret = 0;
1747 break;
1748 case ADD_STA_NO_ROOM_IN_TBL:
1749 IL_ERR("Adding station %d failed, no room in table.\n", sta_id);
1750 break;
1751 case ADD_STA_NO_BLOCK_ACK_RESOURCE:
1752 IL_ERR("Adding station %d failed, no block ack resource.\n",
1753 sta_id);
1754 break;
1755 case ADD_STA_MODIFY_NON_EXIST_STA:
1756 IL_ERR("Attempting to modify non-existing station %d\n",
1757 sta_id);
1758 break;
1759 default:
1760 D_ASSOC("Received C_ADD_STA:(0x%08X)\n", pkt->u.add_sta.status);
1761 break;
1762 }
1763
1764 D_INFO("%s station id %u addr %pM\n",
1765 il->stations[sta_id].sta.mode ==
1766 STA_CONTROL_MODIFY_MSK ? "Modified" : "Added", sta_id,
1767 il->stations[sta_id].sta.sta.addr);
1768
1769 /*
1770 * XXX: The MAC address in the command buffer is often changed from
1771 * the original sent to the device. That is, the MAC address
1772 * written to the command buffer often is not the same MAC address
1773 * read from the command buffer when the command returns. This
1774 * issue has not yet been resolved and this debugging is left to
1775 * observe the problem.
1776 */
1777 D_INFO("%s station according to cmd buffer %pM\n",
1778 il->stations[sta_id].sta.mode ==
1779 STA_CONTROL_MODIFY_MSK ? "Modified" : "Added", addsta->sta.addr);
1780 spin_unlock_irqrestore(&il->sta_lock, flags);
1781
1782 return ret;
1783 }
1784
1785 static void
1786 il_add_sta_callback(struct il_priv *il, struct il_device_cmd *cmd,
1787 struct il_rx_pkt *pkt)
1788 {
1789 struct il_addsta_cmd *addsta = (struct il_addsta_cmd *)cmd->cmd.payload;
1790
1791 il_process_add_sta_resp(il, addsta, pkt, false);
1792
1793 }
1794
1795 int
1796 il_send_add_sta(struct il_priv *il, struct il_addsta_cmd *sta, u8 flags)
1797 {
1798 struct il_rx_pkt *pkt = NULL;
1799 int ret = 0;
1800 u8 data[sizeof(*sta)];
1801 struct il_host_cmd cmd = {
1802 .id = C_ADD_STA,
1803 .flags = flags,
1804 .data = data,
1805 };
1806 u8 sta_id __maybe_unused = sta->sta.sta_id;
1807
1808 D_INFO("Adding sta %u (%pM) %ssynchronously\n", sta_id, sta->sta.addr,
1809 flags & CMD_ASYNC ? "a" : "");
1810
1811 if (flags & CMD_ASYNC)
1812 cmd.callback = il_add_sta_callback;
1813 else {
1814 cmd.flags |= CMD_WANT_SKB;
1815 might_sleep();
1816 }
1817
1818 cmd.len = il->cfg->ops->utils->build_addsta_hcmd(sta, data);
1819 ret = il_send_cmd(il, &cmd);
1820
1821 if (ret || (flags & CMD_ASYNC))
1822 return ret;
1823
1824 if (ret == 0) {
1825 pkt = (struct il_rx_pkt *)cmd.reply_page;
1826 ret = il_process_add_sta_resp(il, sta, pkt, true);
1827 }
1828 il_free_pages(il, cmd.reply_page);
1829
1830 return ret;
1831 }
1832 EXPORT_SYMBOL(il_send_add_sta);
1833
1834 static void
1835 il_set_ht_add_station(struct il_priv *il, u8 idx, struct ieee80211_sta *sta,
1836 struct il_rxon_context *ctx)
1837 {
1838 struct ieee80211_sta_ht_cap *sta_ht_inf = &sta->ht_cap;
1839 __le32 sta_flags;
1840 u8 mimo_ps_mode;
1841
1842 if (!sta || !sta_ht_inf->ht_supported)
1843 goto done;
1844
1845 mimo_ps_mode = (sta_ht_inf->cap & IEEE80211_HT_CAP_SM_PS) >> 2;
1846 D_ASSOC("spatial multiplexing power save mode: %s\n",
1847 (mimo_ps_mode == WLAN_HT_CAP_SM_PS_STATIC) ? "static" :
1848 (mimo_ps_mode == WLAN_HT_CAP_SM_PS_DYNAMIC) ? "dynamic" :
1849 "disabled");
1850
1851 sta_flags = il->stations[idx].sta.station_flags;
1852
1853 sta_flags &= ~(STA_FLG_RTS_MIMO_PROT_MSK | STA_FLG_MIMO_DIS_MSK);
1854
1855 switch (mimo_ps_mode) {
1856 case WLAN_HT_CAP_SM_PS_STATIC:
1857 sta_flags |= STA_FLG_MIMO_DIS_MSK;
1858 break;
1859 case WLAN_HT_CAP_SM_PS_DYNAMIC:
1860 sta_flags |= STA_FLG_RTS_MIMO_PROT_MSK;
1861 break;
1862 case WLAN_HT_CAP_SM_PS_DISABLED:
1863 break;
1864 default:
1865 IL_WARN("Invalid MIMO PS mode %d\n", mimo_ps_mode);
1866 break;
1867 }
1868
1869 sta_flags |=
1870 cpu_to_le32((u32) sta_ht_inf->
1871 ampdu_factor << STA_FLG_MAX_AGG_SIZE_POS);
1872
1873 sta_flags |=
1874 cpu_to_le32((u32) sta_ht_inf->
1875 ampdu_density << STA_FLG_AGG_MPDU_DENSITY_POS);
1876
1877 if (il_is_ht40_tx_allowed(il, ctx, &sta->ht_cap))
1878 sta_flags |= STA_FLG_HT40_EN_MSK;
1879 else
1880 sta_flags &= ~STA_FLG_HT40_EN_MSK;
1881
1882 il->stations[idx].sta.station_flags = sta_flags;
1883 done:
1884 return;
1885 }
1886
1887 /**
1888 * il_prep_station - Prepare station information for addition
1889 *
1890 * should be called with sta_lock held
1891 */
1892 u8
1893 il_prep_station(struct il_priv *il, struct il_rxon_context *ctx,
1894 const u8 *addr, bool is_ap, struct ieee80211_sta *sta)
1895 {
1896 struct il_station_entry *station;
1897 int i;
1898 u8 sta_id = IL_INVALID_STATION;
1899 u16 rate;
1900
1901 if (is_ap)
1902 sta_id = ctx->ap_sta_id;
1903 else if (is_broadcast_ether_addr(addr))
1904 sta_id = ctx->bcast_sta_id;
1905 else
1906 for (i = IL_STA_ID; i < il->hw_params.max_stations; i++) {
1907 if (!compare_ether_addr
1908 (il->stations[i].sta.sta.addr, addr)) {
1909 sta_id = i;
1910 break;
1911 }
1912
1913 if (!il->stations[i].used &&
1914 sta_id == IL_INVALID_STATION)
1915 sta_id = i;
1916 }
1917
1918 /*
1919 * These two conditions have the same outcome, but keep them
1920 * separate
1921 */
1922 if (unlikely(sta_id == IL_INVALID_STATION))
1923 return sta_id;
1924
1925 /*
1926 * uCode is not able to deal with multiple requests to add a
1927 * station. Keep track if one is in progress so that we do not send
1928 * another.
1929 */
1930 if (il->stations[sta_id].used & IL_STA_UCODE_INPROGRESS) {
1931 D_INFO("STA %d already in process of being added.\n", sta_id);
1932 return sta_id;
1933 }
1934
1935 if ((il->stations[sta_id].used & IL_STA_DRIVER_ACTIVE) &&
1936 (il->stations[sta_id].used & IL_STA_UCODE_ACTIVE) &&
1937 !compare_ether_addr(il->stations[sta_id].sta.sta.addr, addr)) {
1938 D_ASSOC("STA %d (%pM) already added, not adding again.\n",
1939 sta_id, addr);
1940 return sta_id;
1941 }
1942
1943 station = &il->stations[sta_id];
1944 station->used = IL_STA_DRIVER_ACTIVE;
1945 D_ASSOC("Add STA to driver ID %d: %pM\n", sta_id, addr);
1946 il->num_stations++;
1947
1948 /* Set up the C_ADD_STA command to send to device */
1949 memset(&station->sta, 0, sizeof(struct il_addsta_cmd));
1950 memcpy(station->sta.sta.addr, addr, ETH_ALEN);
1951 station->sta.mode = 0;
1952 station->sta.sta.sta_id = sta_id;
1953 station->sta.station_flags = ctx->station_flags;
1954 station->ctxid = ctx->ctxid;
1955
1956 if (sta) {
1957 struct il_station_priv_common *sta_priv;
1958
1959 sta_priv = (void *)sta->drv_priv;
1960 sta_priv->ctx = ctx;
1961 }
1962
1963 /*
1964 * OK to call unconditionally, since local stations (IBSS BSSID
1965 * STA and broadcast STA) pass in a NULL sta, and mac80211
1966 * doesn't allow HT IBSS.
1967 */
1968 il_set_ht_add_station(il, sta_id, sta, ctx);
1969
1970 /* 3945 only */
1971 rate = (il->band == IEEE80211_BAND_5GHZ) ? RATE_6M_PLCP : RATE_1M_PLCP;
1972 /* Turn on both antennas for the station... */
1973 station->sta.rate_n_flags = cpu_to_le16(rate | RATE_MCS_ANT_AB_MSK);
1974
1975 return sta_id;
1976
1977 }
1978 EXPORT_SYMBOL_GPL(il_prep_station);
1979
1980 #define STA_WAIT_TIMEOUT (HZ/2)
1981
1982 /**
1983 * il_add_station_common -
1984 */
1985 int
1986 il_add_station_common(struct il_priv *il, struct il_rxon_context *ctx,
1987 const u8 *addr, bool is_ap, struct ieee80211_sta *sta,
1988 u8 *sta_id_r)
1989 {
1990 unsigned long flags_spin;
1991 int ret = 0;
1992 u8 sta_id;
1993 struct il_addsta_cmd sta_cmd;
1994
1995 *sta_id_r = 0;
1996 spin_lock_irqsave(&il->sta_lock, flags_spin);
1997 sta_id = il_prep_station(il, ctx, addr, is_ap, sta);
1998 if (sta_id == IL_INVALID_STATION) {
1999 IL_ERR("Unable to prepare station %pM for addition\n", addr);
2000 spin_unlock_irqrestore(&il->sta_lock, flags_spin);
2001 return -EINVAL;
2002 }
2003
2004 /*
2005 * uCode is not able to deal with multiple requests to add a
2006 * station. Keep track if one is in progress so that we do not send
2007 * another.
2008 */
2009 if (il->stations[sta_id].used & IL_STA_UCODE_INPROGRESS) {
2010 D_INFO("STA %d already in process of being added.\n", sta_id);
2011 spin_unlock_irqrestore(&il->sta_lock, flags_spin);
2012 return -EEXIST;
2013 }
2014
2015 if ((il->stations[sta_id].used & IL_STA_DRIVER_ACTIVE) &&
2016 (il->stations[sta_id].used & IL_STA_UCODE_ACTIVE)) {
2017 D_ASSOC("STA %d (%pM) already added, not adding again.\n",
2018 sta_id, addr);
2019 spin_unlock_irqrestore(&il->sta_lock, flags_spin);
2020 return -EEXIST;
2021 }
2022
2023 il->stations[sta_id].used |= IL_STA_UCODE_INPROGRESS;
2024 memcpy(&sta_cmd, &il->stations[sta_id].sta,
2025 sizeof(struct il_addsta_cmd));
2026 spin_unlock_irqrestore(&il->sta_lock, flags_spin);
2027
2028 /* Add station to device's station table */
2029 ret = il_send_add_sta(il, &sta_cmd, CMD_SYNC);
2030 if (ret) {
2031 spin_lock_irqsave(&il->sta_lock, flags_spin);
2032 IL_ERR("Adding station %pM failed.\n",
2033 il->stations[sta_id].sta.sta.addr);
2034 il->stations[sta_id].used &= ~IL_STA_DRIVER_ACTIVE;
2035 il->stations[sta_id].used &= ~IL_STA_UCODE_INPROGRESS;
2036 spin_unlock_irqrestore(&il->sta_lock, flags_spin);
2037 }
2038 *sta_id_r = sta_id;
2039 return ret;
2040 }
2041 EXPORT_SYMBOL(il_add_station_common);
2042
2043 /**
2044 * il_sta_ucode_deactivate - deactivate ucode status for a station
2045 *
2046 * il->sta_lock must be held
2047 */
2048 static void
2049 il_sta_ucode_deactivate(struct il_priv *il, u8 sta_id)
2050 {
2051 /* Ucode must be active and driver must be non active */
2052 if ((il->stations[sta_id].
2053 used & (IL_STA_UCODE_ACTIVE | IL_STA_DRIVER_ACTIVE)) !=
2054 IL_STA_UCODE_ACTIVE)
2055 IL_ERR("removed non active STA %u\n", sta_id);
2056
2057 il->stations[sta_id].used &= ~IL_STA_UCODE_ACTIVE;
2058
2059 memset(&il->stations[sta_id], 0, sizeof(struct il_station_entry));
2060 D_ASSOC("Removed STA %u\n", sta_id);
2061 }
2062
2063 static int
2064 il_send_remove_station(struct il_priv *il, const u8 * addr, int sta_id,
2065 bool temporary)
2066 {
2067 struct il_rx_pkt *pkt;
2068 int ret;
2069
2070 unsigned long flags_spin;
2071 struct il_rem_sta_cmd rm_sta_cmd;
2072
2073 struct il_host_cmd cmd = {
2074 .id = C_REM_STA,
2075 .len = sizeof(struct il_rem_sta_cmd),
2076 .flags = CMD_SYNC,
2077 .data = &rm_sta_cmd,
2078 };
2079
2080 memset(&rm_sta_cmd, 0, sizeof(rm_sta_cmd));
2081 rm_sta_cmd.num_sta = 1;
2082 memcpy(&rm_sta_cmd.addr, addr, ETH_ALEN);
2083
2084 cmd.flags |= CMD_WANT_SKB;
2085
2086 ret = il_send_cmd(il, &cmd);
2087
2088 if (ret)
2089 return ret;
2090
2091 pkt = (struct il_rx_pkt *)cmd.reply_page;
2092 if (pkt->hdr.flags & IL_CMD_FAILED_MSK) {
2093 IL_ERR("Bad return from C_REM_STA (0x%08X)\n", pkt->hdr.flags);
2094 ret = -EIO;
2095 }
2096
2097 if (!ret) {
2098 switch (pkt->u.rem_sta.status) {
2099 case REM_STA_SUCCESS_MSK:
2100 if (!temporary) {
2101 spin_lock_irqsave(&il->sta_lock, flags_spin);
2102 il_sta_ucode_deactivate(il, sta_id);
2103 spin_unlock_irqrestore(&il->sta_lock,
2104 flags_spin);
2105 }
2106 D_ASSOC("C_REM_STA PASSED\n");
2107 break;
2108 default:
2109 ret = -EIO;
2110 IL_ERR("C_REM_STA failed\n");
2111 break;
2112 }
2113 }
2114 il_free_pages(il, cmd.reply_page);
2115
2116 return ret;
2117 }
2118
2119 /**
2120 * il_remove_station - Remove driver's knowledge of station.
2121 */
2122 int
2123 il_remove_station(struct il_priv *il, const u8 sta_id, const u8 * addr)
2124 {
2125 unsigned long flags;
2126
2127 if (!il_is_ready(il)) {
2128 D_INFO("Unable to remove station %pM, device not ready.\n",
2129 addr);
2130 /*
2131 * It is typical for stations to be removed when we are
2132 * going down. Return success since device will be down
2133 * soon anyway
2134 */
2135 return 0;
2136 }
2137
2138 D_ASSOC("Removing STA from driver:%d %pM\n", sta_id, addr);
2139
2140 if (WARN_ON(sta_id == IL_INVALID_STATION))
2141 return -EINVAL;
2142
2143 spin_lock_irqsave(&il->sta_lock, flags);
2144
2145 if (!(il->stations[sta_id].used & IL_STA_DRIVER_ACTIVE)) {
2146 D_INFO("Removing %pM but non DRIVER active\n", addr);
2147 goto out_err;
2148 }
2149
2150 if (!(il->stations[sta_id].used & IL_STA_UCODE_ACTIVE)) {
2151 D_INFO("Removing %pM but non UCODE active\n", addr);
2152 goto out_err;
2153 }
2154
2155 if (il->stations[sta_id].used & IL_STA_LOCAL) {
2156 kfree(il->stations[sta_id].lq);
2157 il->stations[sta_id].lq = NULL;
2158 }
2159
2160 il->stations[sta_id].used &= ~IL_STA_DRIVER_ACTIVE;
2161
2162 il->num_stations--;
2163
2164 BUG_ON(il->num_stations < 0);
2165
2166 spin_unlock_irqrestore(&il->sta_lock, flags);
2167
2168 return il_send_remove_station(il, addr, sta_id, false);
2169 out_err:
2170 spin_unlock_irqrestore(&il->sta_lock, flags);
2171 return -EINVAL;
2172 }
2173 EXPORT_SYMBOL_GPL(il_remove_station);
2174
2175 /**
2176 * il_clear_ucode_stations - clear ucode station table bits
2177 *
2178 * This function clears all the bits in the driver indicating
2179 * which stations are active in the ucode. Call when something
2180 * other than explicit station management would cause this in
2181 * the ucode, e.g. unassociated RXON.
2182 */
2183 void
2184 il_clear_ucode_stations(struct il_priv *il, struct il_rxon_context *ctx)
2185 {
2186 int i;
2187 unsigned long flags_spin;
2188 bool cleared = false;
2189
2190 D_INFO("Clearing ucode stations in driver\n");
2191
2192 spin_lock_irqsave(&il->sta_lock, flags_spin);
2193 for (i = 0; i < il->hw_params.max_stations; i++) {
2194 if (ctx && ctx->ctxid != il->stations[i].ctxid)
2195 continue;
2196
2197 if (il->stations[i].used & IL_STA_UCODE_ACTIVE) {
2198 D_INFO("Clearing ucode active for station %d\n", i);
2199 il->stations[i].used &= ~IL_STA_UCODE_ACTIVE;
2200 cleared = true;
2201 }
2202 }
2203 spin_unlock_irqrestore(&il->sta_lock, flags_spin);
2204
2205 if (!cleared)
2206 D_INFO("No active stations found to be cleared\n");
2207 }
2208 EXPORT_SYMBOL(il_clear_ucode_stations);
2209
2210 /**
2211 * il_restore_stations() - Restore driver known stations to device
2212 *
2213 * All stations considered active by driver, but not present in ucode, is
2214 * restored.
2215 *
2216 * Function sleeps.
2217 */
2218 void
2219 il_restore_stations(struct il_priv *il, struct il_rxon_context *ctx)
2220 {
2221 struct il_addsta_cmd sta_cmd;
2222 struct il_link_quality_cmd lq;
2223 unsigned long flags_spin;
2224 int i;
2225 bool found = false;
2226 int ret;
2227 bool send_lq;
2228
2229 if (!il_is_ready(il)) {
2230 D_INFO("Not ready yet, not restoring any stations.\n");
2231 return;
2232 }
2233
2234 D_ASSOC("Restoring all known stations ... start.\n");
2235 spin_lock_irqsave(&il->sta_lock, flags_spin);
2236 for (i = 0; i < il->hw_params.max_stations; i++) {
2237 if (ctx->ctxid != il->stations[i].ctxid)
2238 continue;
2239 if ((il->stations[i].used & IL_STA_DRIVER_ACTIVE) &&
2240 !(il->stations[i].used & IL_STA_UCODE_ACTIVE)) {
2241 D_ASSOC("Restoring sta %pM\n",
2242 il->stations[i].sta.sta.addr);
2243 il->stations[i].sta.mode = 0;
2244 il->stations[i].used |= IL_STA_UCODE_INPROGRESS;
2245 found = true;
2246 }
2247 }
2248
2249 for (i = 0; i < il->hw_params.max_stations; i++) {
2250 if ((il->stations[i].used & IL_STA_UCODE_INPROGRESS)) {
2251 memcpy(&sta_cmd, &il->stations[i].sta,
2252 sizeof(struct il_addsta_cmd));
2253 send_lq = false;
2254 if (il->stations[i].lq) {
2255 memcpy(&lq, il->stations[i].lq,
2256 sizeof(struct il_link_quality_cmd));
2257 send_lq = true;
2258 }
2259 spin_unlock_irqrestore(&il->sta_lock, flags_spin);
2260 ret = il_send_add_sta(il, &sta_cmd, CMD_SYNC);
2261 if (ret) {
2262 spin_lock_irqsave(&il->sta_lock, flags_spin);
2263 IL_ERR("Adding station %pM failed.\n",
2264 il->stations[i].sta.sta.addr);
2265 il->stations[i].used &= ~IL_STA_DRIVER_ACTIVE;
2266 il->stations[i].used &=
2267 ~IL_STA_UCODE_INPROGRESS;
2268 spin_unlock_irqrestore(&il->sta_lock,
2269 flags_spin);
2270 }
2271 /*
2272 * Rate scaling has already been initialized, send
2273 * current LQ command
2274 */
2275 if (send_lq)
2276 il_send_lq_cmd(il, ctx, &lq, CMD_SYNC, true);
2277 spin_lock_irqsave(&il->sta_lock, flags_spin);
2278 il->stations[i].used &= ~IL_STA_UCODE_INPROGRESS;
2279 }
2280 }
2281
2282 spin_unlock_irqrestore(&il->sta_lock, flags_spin);
2283 if (!found)
2284 D_INFO("Restoring all known stations"
2285 " .... no stations to be restored.\n");
2286 else
2287 D_INFO("Restoring all known stations" " .... complete.\n");
2288 }
2289 EXPORT_SYMBOL(il_restore_stations);
2290
2291 int
2292 il_get_free_ucode_key_idx(struct il_priv *il)
2293 {
2294 int i;
2295
2296 for (i = 0; i < il->sta_key_max_num; i++)
2297 if (!test_and_set_bit(i, &il->ucode_key_table))
2298 return i;
2299
2300 return WEP_INVALID_OFFSET;
2301 }
2302 EXPORT_SYMBOL(il_get_free_ucode_key_idx);
2303
2304 void
2305 il_dealloc_bcast_stations(struct il_priv *il)
2306 {
2307 unsigned long flags;
2308 int i;
2309
2310 spin_lock_irqsave(&il->sta_lock, flags);
2311 for (i = 0; i < il->hw_params.max_stations; i++) {
2312 if (!(il->stations[i].used & IL_STA_BCAST))
2313 continue;
2314
2315 il->stations[i].used &= ~IL_STA_UCODE_ACTIVE;
2316 il->num_stations--;
2317 BUG_ON(il->num_stations < 0);
2318 kfree(il->stations[i].lq);
2319 il->stations[i].lq = NULL;
2320 }
2321 spin_unlock_irqrestore(&il->sta_lock, flags);
2322 }
2323 EXPORT_SYMBOL_GPL(il_dealloc_bcast_stations);
2324
2325 #ifdef CONFIG_IWLEGACY_DEBUG
2326 static void
2327 il_dump_lq_cmd(struct il_priv *il, struct il_link_quality_cmd *lq)
2328 {
2329 int i;
2330 D_RATE("lq station id 0x%x\n", lq->sta_id);
2331 D_RATE("lq ant 0x%X 0x%X\n", lq->general_params.single_stream_ant_msk,
2332 lq->general_params.dual_stream_ant_msk);
2333
2334 for (i = 0; i < LINK_QUAL_MAX_RETRY_NUM; i++)
2335 D_RATE("lq idx %d 0x%X\n", i, lq->rs_table[i].rate_n_flags);
2336 }
2337 #else
2338 static inline void
2339 il_dump_lq_cmd(struct il_priv *il, struct il_link_quality_cmd *lq)
2340 {
2341 }
2342 #endif
2343
2344 /**
2345 * il_is_lq_table_valid() - Test one aspect of LQ cmd for validity
2346 *
2347 * It sometimes happens when a HT rate has been in use and we
2348 * loose connectivity with AP then mac80211 will first tell us that the
2349 * current channel is not HT anymore before removing the station. In such a
2350 * scenario the RXON flags will be updated to indicate we are not
2351 * communicating HT anymore, but the LQ command may still contain HT rates.
2352 * Test for this to prevent driver from sending LQ command between the time
2353 * RXON flags are updated and when LQ command is updated.
2354 */
2355 static bool
2356 il_is_lq_table_valid(struct il_priv *il, struct il_rxon_context *ctx,
2357 struct il_link_quality_cmd *lq)
2358 {
2359 int i;
2360
2361 if (ctx->ht.enabled)
2362 return true;
2363
2364 D_INFO("Channel %u is not an HT channel\n", ctx->active.channel);
2365 for (i = 0; i < LINK_QUAL_MAX_RETRY_NUM; i++) {
2366 if (le32_to_cpu(lq->rs_table[i].rate_n_flags) & RATE_MCS_HT_MSK) {
2367 D_INFO("idx %d of LQ expects HT channel\n", i);
2368 return false;
2369 }
2370 }
2371 return true;
2372 }
2373
2374 /**
2375 * il_send_lq_cmd() - Send link quality command
2376 * @init: This command is sent as part of station initialization right
2377 * after station has been added.
2378 *
2379 * The link quality command is sent as the last step of station creation.
2380 * This is the special case in which init is set and we call a callback in
2381 * this case to clear the state indicating that station creation is in
2382 * progress.
2383 */
2384 int
2385 il_send_lq_cmd(struct il_priv *il, struct il_rxon_context *ctx,
2386 struct il_link_quality_cmd *lq, u8 flags, bool init)
2387 {
2388 int ret = 0;
2389 unsigned long flags_spin;
2390
2391 struct il_host_cmd cmd = {
2392 .id = C_TX_LINK_QUALITY_CMD,
2393 .len = sizeof(struct il_link_quality_cmd),
2394 .flags = flags,
2395 .data = lq,
2396 };
2397
2398 if (WARN_ON(lq->sta_id == IL_INVALID_STATION))
2399 return -EINVAL;
2400
2401 spin_lock_irqsave(&il->sta_lock, flags_spin);
2402 if (!(il->stations[lq->sta_id].used & IL_STA_DRIVER_ACTIVE)) {
2403 spin_unlock_irqrestore(&il->sta_lock, flags_spin);
2404 return -EINVAL;
2405 }
2406 spin_unlock_irqrestore(&il->sta_lock, flags_spin);
2407
2408 il_dump_lq_cmd(il, lq);
2409 BUG_ON(init && (cmd.flags & CMD_ASYNC));
2410
2411 if (il_is_lq_table_valid(il, ctx, lq))
2412 ret = il_send_cmd(il, &cmd);
2413 else
2414 ret = -EINVAL;
2415
2416 if (cmd.flags & CMD_ASYNC)
2417 return ret;
2418
2419 if (init) {
2420 D_INFO("init LQ command complete,"
2421 " clearing sta addition status for sta %d\n",
2422 lq->sta_id);
2423 spin_lock_irqsave(&il->sta_lock, flags_spin);
2424 il->stations[lq->sta_id].used &= ~IL_STA_UCODE_INPROGRESS;
2425 spin_unlock_irqrestore(&il->sta_lock, flags_spin);
2426 }
2427 return ret;
2428 }
2429 EXPORT_SYMBOL(il_send_lq_cmd);
2430
2431 int
2432 il_mac_sta_remove(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
2433 struct ieee80211_sta *sta)
2434 {
2435 struct il_priv *il = hw->priv;
2436 struct il_station_priv_common *sta_common = (void *)sta->drv_priv;
2437 int ret;
2438
2439 D_INFO("received request to remove station %pM\n", sta->addr);
2440 mutex_lock(&il->mutex);
2441 D_INFO("proceeding to remove station %pM\n", sta->addr);
2442 ret = il_remove_station(il, sta_common->sta_id, sta->addr);
2443 if (ret)
2444 IL_ERR("Error removing station %pM\n", sta->addr);
2445 mutex_unlock(&il->mutex);
2446 return ret;
2447 }
2448 EXPORT_SYMBOL(il_mac_sta_remove);
2449
2450 /************************** RX-FUNCTIONS ****************************/
2451 /*
2452 * Rx theory of operation
2453 *
2454 * Driver allocates a circular buffer of Receive Buffer Descriptors (RBDs),
2455 * each of which point to Receive Buffers to be filled by the NIC. These get
2456 * used not only for Rx frames, but for any command response or notification
2457 * from the NIC. The driver and NIC manage the Rx buffers by means
2458 * of idxes into the circular buffer.
2459 *
2460 * Rx Queue Indexes
2461 * The host/firmware share two idx registers for managing the Rx buffers.
2462 *
2463 * The READ idx maps to the first position that the firmware may be writing
2464 * to -- the driver can read up to (but not including) this position and get
2465 * good data.
2466 * The READ idx is managed by the firmware once the card is enabled.
2467 *
2468 * The WRITE idx maps to the last position the driver has read from -- the
2469 * position preceding WRITE is the last slot the firmware can place a packet.
2470 *
2471 * The queue is empty (no good data) if WRITE = READ - 1, and is full if
2472 * WRITE = READ.
2473 *
2474 * During initialization, the host sets up the READ queue position to the first
2475 * IDX position, and WRITE to the last (READ - 1 wrapped)
2476 *
2477 * When the firmware places a packet in a buffer, it will advance the READ idx
2478 * and fire the RX interrupt. The driver can then query the READ idx and
2479 * process as many packets as possible, moving the WRITE idx forward as it
2480 * resets the Rx queue buffers with new memory.
2481 *
2482 * The management in the driver is as follows:
2483 * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
2484 * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
2485 * to replenish the iwl->rxq->rx_free.
2486 * + In il_rx_replenish (scheduled) if 'processed' != 'read' then the
2487 * iwl->rxq is replenished and the READ IDX is updated (updating the
2488 * 'processed' and 'read' driver idxes as well)
2489 * + A received packet is processed and handed to the kernel network stack,
2490 * detached from the iwl->rxq. The driver 'processed' idx is updated.
2491 * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
2492 * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
2493 * IDX is not incremented and iwl->status(RX_STALLED) is set. If there
2494 * were enough free buffers and RX_STALLED is set it is cleared.
2495 *
2496 *
2497 * Driver sequence:
2498 *
2499 * il_rx_queue_alloc() Allocates rx_free
2500 * il_rx_replenish() Replenishes rx_free list from rx_used, and calls
2501 * il_rx_queue_restock
2502 * il_rx_queue_restock() Moves available buffers from rx_free into Rx
2503 * queue, updates firmware pointers, and updates
2504 * the WRITE idx. If insufficient rx_free buffers
2505 * are available, schedules il_rx_replenish
2506 *
2507 * -- enable interrupts --
2508 * ISR - il_rx() Detach il_rx_bufs from pool up to the
2509 * READ IDX, detaching the SKB from the pool.
2510 * Moves the packet buffer from queue to rx_used.
2511 * Calls il_rx_queue_restock to refill any empty
2512 * slots.
2513 * ...
2514 *
2515 */
2516
2517 /**
2518 * il_rx_queue_space - Return number of free slots available in queue.
2519 */
2520 int
2521 il_rx_queue_space(const struct il_rx_queue *q)
2522 {
2523 int s = q->read - q->write;
2524 if (s <= 0)
2525 s += RX_QUEUE_SIZE;
2526 /* keep some buffer to not confuse full and empty queue */
2527 s -= 2;
2528 if (s < 0)
2529 s = 0;
2530 return s;
2531 }
2532 EXPORT_SYMBOL(il_rx_queue_space);
2533
2534 /**
2535 * il_rx_queue_update_write_ptr - Update the write pointer for the RX queue
2536 */
2537 void
2538 il_rx_queue_update_write_ptr(struct il_priv *il, struct il_rx_queue *q)
2539 {
2540 unsigned long flags;
2541 u32 rx_wrt_ptr_reg = il->hw_params.rx_wrt_ptr_reg;
2542 u32 reg;
2543
2544 spin_lock_irqsave(&q->lock, flags);
2545
2546 if (q->need_update == 0)
2547 goto exit_unlock;
2548
2549 /* If power-saving is in use, make sure device is awake */
2550 if (test_bit(S_POWER_PMI, &il->status)) {
2551 reg = _il_rd(il, CSR_UCODE_DRV_GP1);
2552
2553 if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
2554 D_INFO("Rx queue requesting wakeup," " GP1 = 0x%x\n",
2555 reg);
2556 il_set_bit(il, CSR_GP_CNTRL,
2557 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
2558 goto exit_unlock;
2559 }
2560
2561 q->write_actual = (q->write & ~0x7);
2562 il_wr(il, rx_wrt_ptr_reg, q->write_actual);
2563
2564 /* Else device is assumed to be awake */
2565 } else {
2566 /* Device expects a multiple of 8 */
2567 q->write_actual = (q->write & ~0x7);
2568 il_wr(il, rx_wrt_ptr_reg, q->write_actual);
2569 }
2570
2571 q->need_update = 0;
2572
2573 exit_unlock:
2574 spin_unlock_irqrestore(&q->lock, flags);
2575 }
2576 EXPORT_SYMBOL(il_rx_queue_update_write_ptr);
2577
2578 int
2579 il_rx_queue_alloc(struct il_priv *il)
2580 {
2581 struct il_rx_queue *rxq = &il->rxq;
2582 struct device *dev = &il->pci_dev->dev;
2583 int i;
2584
2585 spin_lock_init(&rxq->lock);
2586 INIT_LIST_HEAD(&rxq->rx_free);
2587 INIT_LIST_HEAD(&rxq->rx_used);
2588
2589 /* Alloc the circular buffer of Read Buffer Descriptors (RBDs) */
2590 rxq->bd =
2591 dma_alloc_coherent(dev, 4 * RX_QUEUE_SIZE, &rxq->bd_dma,
2592 GFP_KERNEL);
2593 if (!rxq->bd)
2594 goto err_bd;
2595
2596 rxq->rb_stts =
2597 dma_alloc_coherent(dev, sizeof(struct il_rb_status),
2598 &rxq->rb_stts_dma, GFP_KERNEL);
2599 if (!rxq->rb_stts)
2600 goto err_rb;
2601
2602 /* Fill the rx_used queue with _all_ of the Rx buffers */
2603 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++)
2604 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
2605
2606 /* Set us so that we have processed and used all buffers, but have
2607 * not restocked the Rx queue with fresh buffers */
2608 rxq->read = rxq->write = 0;
2609 rxq->write_actual = 0;
2610 rxq->free_count = 0;
2611 rxq->need_update = 0;
2612 return 0;
2613
2614 err_rb:
2615 dma_free_coherent(&il->pci_dev->dev, 4 * RX_QUEUE_SIZE, rxq->bd,
2616 rxq->bd_dma);
2617 err_bd:
2618 return -ENOMEM;
2619 }
2620 EXPORT_SYMBOL(il_rx_queue_alloc);
2621
2622 void
2623 il_hdl_spectrum_measurement(struct il_priv *il, struct il_rx_buf *rxb)
2624 {
2625 struct il_rx_pkt *pkt = rxb_addr(rxb);
2626 struct il_spectrum_notification *report = &(pkt->u.spectrum_notif);
2627
2628 if (!report->state) {
2629 D_11H("Spectrum Measure Notification: Start\n");
2630 return;
2631 }
2632
2633 memcpy(&il->measure_report, report, sizeof(*report));
2634 il->measurement_status |= MEASUREMENT_READY;
2635 }
2636 EXPORT_SYMBOL(il_hdl_spectrum_measurement);
2637
2638 /*
2639 * returns non-zero if packet should be dropped
2640 */
2641 int
2642 il_set_decrypted_flag(struct il_priv *il, struct ieee80211_hdr *hdr,
2643 u32 decrypt_res, struct ieee80211_rx_status *stats)
2644 {
2645 u16 fc = le16_to_cpu(hdr->frame_control);
2646
2647 /*
2648 * All contexts have the same setting here due to it being
2649 * a module parameter, so OK to check any context.
2650 */
2651 if (il->ctx.active.filter_flags & RXON_FILTER_DIS_DECRYPT_MSK)
2652 return 0;
2653
2654 if (!(fc & IEEE80211_FCTL_PROTECTED))
2655 return 0;
2656
2657 D_RX("decrypt_res:0x%x\n", decrypt_res);
2658 switch (decrypt_res & RX_RES_STATUS_SEC_TYPE_MSK) {
2659 case RX_RES_STATUS_SEC_TYPE_TKIP:
2660 /* The uCode has got a bad phase 1 Key, pushes the packet.
2661 * Decryption will be done in SW. */
2662 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
2663 RX_RES_STATUS_BAD_KEY_TTAK)
2664 break;
2665
2666 case RX_RES_STATUS_SEC_TYPE_WEP:
2667 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
2668 RX_RES_STATUS_BAD_ICV_MIC) {
2669 /* bad ICV, the packet is destroyed since the
2670 * decryption is inplace, drop it */
2671 D_RX("Packet destroyed\n");
2672 return -1;
2673 }
2674 case RX_RES_STATUS_SEC_TYPE_CCMP:
2675 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
2676 RX_RES_STATUS_DECRYPT_OK) {
2677 D_RX("hw decrypt successfully!!!\n");
2678 stats->flag |= RX_FLAG_DECRYPTED;
2679 }
2680 break;
2681
2682 default:
2683 break;
2684 }
2685 return 0;
2686 }
2687 EXPORT_SYMBOL(il_set_decrypted_flag);
2688
2689 /**
2690 * il_txq_update_write_ptr - Send new write idx to hardware
2691 */
2692 void
2693 il_txq_update_write_ptr(struct il_priv *il, struct il_tx_queue *txq)
2694 {
2695 u32 reg = 0;
2696 int txq_id = txq->q.id;
2697
2698 if (txq->need_update == 0)
2699 return;
2700
2701 /* if we're trying to save power */
2702 if (test_bit(S_POWER_PMI, &il->status)) {
2703 /* wake up nic if it's powered down ...
2704 * uCode will wake up, and interrupt us again, so next
2705 * time we'll skip this part. */
2706 reg = _il_rd(il, CSR_UCODE_DRV_GP1);
2707
2708 if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
2709 D_INFO("Tx queue %d requesting wakeup," " GP1 = 0x%x\n",
2710 txq_id, reg);
2711 il_set_bit(il, CSR_GP_CNTRL,
2712 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
2713 return;
2714 }
2715
2716 il_wr(il, HBUS_TARG_WRPTR, txq->q.write_ptr | (txq_id << 8));
2717
2718 /*
2719 * else not in power-save mode,
2720 * uCode will never sleep when we're
2721 * trying to tx (during RFKILL, we're not trying to tx).
2722 */
2723 } else
2724 _il_wr(il, HBUS_TARG_WRPTR, txq->q.write_ptr | (txq_id << 8));
2725 txq->need_update = 0;
2726 }
2727 EXPORT_SYMBOL(il_txq_update_write_ptr);
2728
2729 /**
2730 * il_tx_queue_unmap - Unmap any remaining DMA mappings and free skb's
2731 */
2732 void
2733 il_tx_queue_unmap(struct il_priv *il, int txq_id)
2734 {
2735 struct il_tx_queue *txq = &il->txq[txq_id];
2736 struct il_queue *q = &txq->q;
2737
2738 if (q->n_bd == 0)
2739 return;
2740
2741 while (q->write_ptr != q->read_ptr) {
2742 il->cfg->ops->lib->txq_free_tfd(il, txq);
2743 q->read_ptr = il_queue_inc_wrap(q->read_ptr, q->n_bd);
2744 }
2745 }
2746 EXPORT_SYMBOL(il_tx_queue_unmap);
2747
2748 /**
2749 * il_tx_queue_free - Deallocate DMA queue.
2750 * @txq: Transmit queue to deallocate.
2751 *
2752 * Empty queue by removing and destroying all BD's.
2753 * Free all buffers.
2754 * 0-fill, but do not free "txq" descriptor structure.
2755 */
2756 void
2757 il_tx_queue_free(struct il_priv *il, int txq_id)
2758 {
2759 struct il_tx_queue *txq = &il->txq[txq_id];
2760 struct device *dev = &il->pci_dev->dev;
2761 int i;
2762
2763 il_tx_queue_unmap(il, txq_id);
2764
2765 /* De-alloc array of command/tx buffers */
2766 for (i = 0; i < TFD_TX_CMD_SLOTS; i++)
2767 kfree(txq->cmd[i]);
2768
2769 /* De-alloc circular buffer of TFDs */
2770 if (txq->q.n_bd)
2771 dma_free_coherent(dev, il->hw_params.tfd_size * txq->q.n_bd,
2772 txq->tfds, txq->q.dma_addr);
2773
2774 /* De-alloc array of per-TFD driver data */
2775 kfree(txq->txb);
2776 txq->txb = NULL;
2777
2778 /* deallocate arrays */
2779 kfree(txq->cmd);
2780 kfree(txq->meta);
2781 txq->cmd = NULL;
2782 txq->meta = NULL;
2783
2784 /* 0-fill queue descriptor structure */
2785 memset(txq, 0, sizeof(*txq));
2786 }
2787 EXPORT_SYMBOL(il_tx_queue_free);
2788
2789 /**
2790 * il_cmd_queue_unmap - Unmap any remaining DMA mappings from command queue
2791 */
2792 void
2793 il_cmd_queue_unmap(struct il_priv *il)
2794 {
2795 struct il_tx_queue *txq = &il->txq[il->cmd_queue];
2796 struct il_queue *q = &txq->q;
2797 int i;
2798
2799 if (q->n_bd == 0)
2800 return;
2801
2802 while (q->read_ptr != q->write_ptr) {
2803 i = il_get_cmd_idx(q, q->read_ptr, 0);
2804
2805 if (txq->meta[i].flags & CMD_MAPPED) {
2806 pci_unmap_single(il->pci_dev,
2807 dma_unmap_addr(&txq->meta[i], mapping),
2808 dma_unmap_len(&txq->meta[i], len),
2809 PCI_DMA_BIDIRECTIONAL);
2810 txq->meta[i].flags = 0;
2811 }
2812
2813 q->read_ptr = il_queue_inc_wrap(q->read_ptr, q->n_bd);
2814 }
2815
2816 i = q->n_win;
2817 if (txq->meta[i].flags & CMD_MAPPED) {
2818 pci_unmap_single(il->pci_dev,
2819 dma_unmap_addr(&txq->meta[i], mapping),
2820 dma_unmap_len(&txq->meta[i], len),
2821 PCI_DMA_BIDIRECTIONAL);
2822 txq->meta[i].flags = 0;
2823 }
2824 }
2825 EXPORT_SYMBOL(il_cmd_queue_unmap);
2826
2827 /**
2828 * il_cmd_queue_free - Deallocate DMA queue.
2829 * @txq: Transmit queue to deallocate.
2830 *
2831 * Empty queue by removing and destroying all BD's.
2832 * Free all buffers.
2833 * 0-fill, but do not free "txq" descriptor structure.
2834 */
2835 void
2836 il_cmd_queue_free(struct il_priv *il)
2837 {
2838 struct il_tx_queue *txq = &il->txq[il->cmd_queue];
2839 struct device *dev = &il->pci_dev->dev;
2840 int i;
2841
2842 il_cmd_queue_unmap(il);
2843
2844 /* De-alloc array of command/tx buffers */
2845 for (i = 0; i <= TFD_CMD_SLOTS; i++)
2846 kfree(txq->cmd[i]);
2847
2848 /* De-alloc circular buffer of TFDs */
2849 if (txq->q.n_bd)
2850 dma_free_coherent(dev, il->hw_params.tfd_size * txq->q.n_bd,
2851 txq->tfds, txq->q.dma_addr);
2852
2853 /* deallocate arrays */
2854 kfree(txq->cmd);
2855 kfree(txq->meta);
2856 txq->cmd = NULL;
2857 txq->meta = NULL;
2858
2859 /* 0-fill queue descriptor structure */
2860 memset(txq, 0, sizeof(*txq));
2861 }
2862 EXPORT_SYMBOL(il_cmd_queue_free);
2863
2864 /*************** DMA-QUEUE-GENERAL-FUNCTIONS *****
2865 * DMA services
2866 *
2867 * Theory of operation
2868 *
2869 * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer
2870 * of buffer descriptors, each of which points to one or more data buffers for
2871 * the device to read from or fill. Driver and device exchange status of each
2872 * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty
2873 * entries in each circular buffer, to protect against confusing empty and full
2874 * queue states.
2875 *
2876 * The device reads or writes the data in the queues via the device's several
2877 * DMA/FIFO channels. Each queue is mapped to a single DMA channel.
2878 *
2879 * For Tx queue, there are low mark and high mark limits. If, after queuing
2880 * the packet for Tx, free space become < low mark, Tx queue stopped. When
2881 * reclaiming packets (on 'tx done IRQ), if free space become > high mark,
2882 * Tx queue resumed.
2883 *
2884 * See more detailed info in 4965.h.
2885 ***************************************************/
2886
2887 int
2888 il_queue_space(const struct il_queue *q)
2889 {
2890 int s = q->read_ptr - q->write_ptr;
2891
2892 if (q->read_ptr > q->write_ptr)
2893 s -= q->n_bd;
2894
2895 if (s <= 0)
2896 s += q->n_win;
2897 /* keep some reserve to not confuse empty and full situations */
2898 s -= 2;
2899 if (s < 0)
2900 s = 0;
2901 return s;
2902 }
2903 EXPORT_SYMBOL(il_queue_space);
2904
2905
2906 /**
2907 * il_queue_init - Initialize queue's high/low-water and read/write idxes
2908 */
2909 static int
2910 il_queue_init(struct il_priv *il, struct il_queue *q, int count, int slots_num,
2911 u32 id)
2912 {
2913 q->n_bd = count;
2914 q->n_win = slots_num;
2915 q->id = id;
2916
2917 /* count must be power-of-two size, otherwise il_queue_inc_wrap
2918 * and il_queue_dec_wrap are broken. */
2919 BUG_ON(!is_power_of_2(count));
2920
2921 /* slots_num must be power-of-two size, otherwise
2922 * il_get_cmd_idx is broken. */
2923 BUG_ON(!is_power_of_2(slots_num));
2924
2925 q->low_mark = q->n_win / 4;
2926 if (q->low_mark < 4)
2927 q->low_mark = 4;
2928
2929 q->high_mark = q->n_win / 8;
2930 if (q->high_mark < 2)
2931 q->high_mark = 2;
2932
2933 q->write_ptr = q->read_ptr = 0;
2934
2935 return 0;
2936 }
2937
2938 /**
2939 * il_tx_queue_alloc - Alloc driver data and TFD CB for one Tx/cmd queue
2940 */
2941 static int
2942 il_tx_queue_alloc(struct il_priv *il, struct il_tx_queue *txq, u32 id)
2943 {
2944 struct device *dev = &il->pci_dev->dev;
2945 size_t tfd_sz = il->hw_params.tfd_size * TFD_QUEUE_SIZE_MAX;
2946
2947 /* Driver ilate data, only for Tx (not command) queues,
2948 * not shared with device. */
2949 if (id != il->cmd_queue) {
2950 txq->txb = kcalloc(TFD_QUEUE_SIZE_MAX, sizeof(txq->txb[0]),
2951 GFP_KERNEL);
2952 if (!txq->txb) {
2953 IL_ERR("kmalloc for auxiliary BD "
2954 "structures failed\n");
2955 goto error;
2956 }
2957 } else {
2958 txq->txb = NULL;
2959 }
2960
2961 /* Circular buffer of transmit frame descriptors (TFDs),
2962 * shared with device */
2963 txq->tfds =
2964 dma_alloc_coherent(dev, tfd_sz, &txq->q.dma_addr, GFP_KERNEL);
2965 if (!txq->tfds) {
2966 IL_ERR("pci_alloc_consistent(%zd) failed\n", tfd_sz);
2967 goto error;
2968 }
2969 txq->q.id = id;
2970
2971 return 0;
2972
2973 error:
2974 kfree(txq->txb);
2975 txq->txb = NULL;
2976
2977 return -ENOMEM;
2978 }
2979
2980 /**
2981 * il_tx_queue_init - Allocate and initialize one tx/cmd queue
2982 */
2983 int
2984 il_tx_queue_init(struct il_priv *il, struct il_tx_queue *txq, int slots_num,
2985 u32 txq_id)
2986 {
2987 int i, len;
2988 int ret;
2989 int actual_slots = slots_num;
2990
2991 /*
2992 * Alloc buffer array for commands (Tx or other types of commands).
2993 * For the command queue (#4/#9), allocate command space + one big
2994 * command for scan, since scan command is very huge; the system will
2995 * not have two scans at the same time, so only one is needed.
2996 * For normal Tx queues (all other queues), no super-size command
2997 * space is needed.
2998 */
2999 if (txq_id == il->cmd_queue)
3000 actual_slots++;
3001
3002 txq->meta =
3003 kzalloc(sizeof(struct il_cmd_meta) * actual_slots, GFP_KERNEL);
3004 txq->cmd =
3005 kzalloc(sizeof(struct il_device_cmd *) * actual_slots, GFP_KERNEL);
3006
3007 if (!txq->meta || !txq->cmd)
3008 goto out_free_arrays;
3009
3010 len = sizeof(struct il_device_cmd);
3011 for (i = 0; i < actual_slots; i++) {
3012 /* only happens for cmd queue */
3013 if (i == slots_num)
3014 len = IL_MAX_CMD_SIZE;
3015
3016 txq->cmd[i] = kmalloc(len, GFP_KERNEL);
3017 if (!txq->cmd[i])
3018 goto err;
3019 }
3020
3021 /* Alloc driver data array and TFD circular buffer */
3022 ret = il_tx_queue_alloc(il, txq, txq_id);
3023 if (ret)
3024 goto err;
3025
3026 txq->need_update = 0;
3027
3028 /*
3029 * For the default queues 0-3, set up the swq_id
3030 * already -- all others need to get one later
3031 * (if they need one at all).
3032 */
3033 if (txq_id < 4)
3034 il_set_swq_id(txq, txq_id, txq_id);
3035
3036 /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise
3037 * il_queue_inc_wrap and il_queue_dec_wrap are broken. */
3038 BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1));
3039
3040 /* Initialize queue's high/low-water marks, and head/tail idxes */
3041 il_queue_init(il, &txq->q, TFD_QUEUE_SIZE_MAX, slots_num, txq_id);
3042
3043 /* Tell device where to find queue */
3044 il->cfg->ops->lib->txq_init(il, txq);
3045
3046 return 0;
3047 err:
3048 for (i = 0; i < actual_slots; i++)
3049 kfree(txq->cmd[i]);
3050 out_free_arrays:
3051 kfree(txq->meta);
3052 kfree(txq->cmd);
3053
3054 return -ENOMEM;
3055 }
3056 EXPORT_SYMBOL(il_tx_queue_init);
3057
3058 void
3059 il_tx_queue_reset(struct il_priv *il, struct il_tx_queue *txq, int slots_num,
3060 u32 txq_id)
3061 {
3062 int actual_slots = slots_num;
3063
3064 if (txq_id == il->cmd_queue)
3065 actual_slots++;
3066
3067 memset(txq->meta, 0, sizeof(struct il_cmd_meta) * actual_slots);
3068
3069 txq->need_update = 0;
3070
3071 /* Initialize queue's high/low-water marks, and head/tail idxes */
3072 il_queue_init(il, &txq->q, TFD_QUEUE_SIZE_MAX, slots_num, txq_id);
3073
3074 /* Tell device where to find queue */
3075 il->cfg->ops->lib->txq_init(il, txq);
3076 }
3077 EXPORT_SYMBOL(il_tx_queue_reset);
3078
3079 /*************** HOST COMMAND QUEUE FUNCTIONS *****/
3080
3081 /**
3082 * il_enqueue_hcmd - enqueue a uCode command
3083 * @il: device ilate data point
3084 * @cmd: a point to the ucode command structure
3085 *
3086 * The function returns < 0 values to indicate the operation is
3087 * failed. On success, it turns the idx (> 0) of command in the
3088 * command queue.
3089 */
3090 int
3091 il_enqueue_hcmd(struct il_priv *il, struct il_host_cmd *cmd)
3092 {
3093 struct il_tx_queue *txq = &il->txq[il->cmd_queue];
3094 struct il_queue *q = &txq->q;
3095 struct il_device_cmd *out_cmd;
3096 struct il_cmd_meta *out_meta;
3097 dma_addr_t phys_addr;
3098 unsigned long flags;
3099 int len;
3100 u32 idx;
3101 u16 fix_size;
3102
3103 cmd->len = il->cfg->ops->utils->get_hcmd_size(cmd->id, cmd->len);
3104 fix_size = (u16) (cmd->len + sizeof(out_cmd->hdr));
3105
3106 /* If any of the command structures end up being larger than
3107 * the TFD_MAX_PAYLOAD_SIZE, and it sent as a 'small' command then
3108 * we will need to increase the size of the TFD entries
3109 * Also, check to see if command buffer should not exceed the size
3110 * of device_cmd and max_cmd_size. */
3111 BUG_ON((fix_size > TFD_MAX_PAYLOAD_SIZE) &&
3112 !(cmd->flags & CMD_SIZE_HUGE));
3113 BUG_ON(fix_size > IL_MAX_CMD_SIZE);
3114
3115 if (il_is_rfkill(il) || il_is_ctkill(il)) {
3116 IL_WARN("Not sending command - %s KILL\n",
3117 il_is_rfkill(il) ? "RF" : "CT");
3118 return -EIO;
3119 }
3120
3121 spin_lock_irqsave(&il->hcmd_lock, flags);
3122
3123 if (il_queue_space(q) < ((cmd->flags & CMD_ASYNC) ? 2 : 1)) {
3124 spin_unlock_irqrestore(&il->hcmd_lock, flags);
3125
3126 IL_ERR("Restarting adapter due to command queue full\n");
3127 queue_work(il->workqueue, &il->restart);
3128 return -ENOSPC;
3129 }
3130
3131 idx = il_get_cmd_idx(q, q->write_ptr, cmd->flags & CMD_SIZE_HUGE);
3132 out_cmd = txq->cmd[idx];
3133 out_meta = &txq->meta[idx];
3134
3135 if (WARN_ON(out_meta->flags & CMD_MAPPED)) {
3136 spin_unlock_irqrestore(&il->hcmd_lock, flags);
3137 return -ENOSPC;
3138 }
3139
3140 memset(out_meta, 0, sizeof(*out_meta)); /* re-initialize to NULL */
3141 out_meta->flags = cmd->flags | CMD_MAPPED;
3142 if (cmd->flags & CMD_WANT_SKB)
3143 out_meta->source = cmd;
3144 if (cmd->flags & CMD_ASYNC)
3145 out_meta->callback = cmd->callback;
3146
3147 out_cmd->hdr.cmd = cmd->id;
3148 memcpy(&out_cmd->cmd.payload, cmd->data, cmd->len);
3149
3150 /* At this point, the out_cmd now has all of the incoming cmd
3151 * information */
3152
3153 out_cmd->hdr.flags = 0;
3154 out_cmd->hdr.sequence =
3155 cpu_to_le16(QUEUE_TO_SEQ(il->cmd_queue) | IDX_TO_SEQ(q->write_ptr));
3156 if (cmd->flags & CMD_SIZE_HUGE)
3157 out_cmd->hdr.sequence |= SEQ_HUGE_FRAME;
3158 len = sizeof(struct il_device_cmd);
3159 if (idx == TFD_CMD_SLOTS)
3160 len = IL_MAX_CMD_SIZE;
3161
3162 #ifdef CONFIG_IWLEGACY_DEBUG
3163 switch (out_cmd->hdr.cmd) {
3164 case C_TX_LINK_QUALITY_CMD:
3165 case C_SENSITIVITY:
3166 D_HC_DUMP("Sending command %s (#%x), seq: 0x%04X, "
3167 "%d bytes at %d[%d]:%d\n",
3168 il_get_cmd_string(out_cmd->hdr.cmd), out_cmd->hdr.cmd,
3169 le16_to_cpu(out_cmd->hdr.sequence), fix_size,
3170 q->write_ptr, idx, il->cmd_queue);
3171 break;
3172 default:
3173 D_HC("Sending command %s (#%x), seq: 0x%04X, "
3174 "%d bytes at %d[%d]:%d\n",
3175 il_get_cmd_string(out_cmd->hdr.cmd), out_cmd->hdr.cmd,
3176 le16_to_cpu(out_cmd->hdr.sequence), fix_size, q->write_ptr,
3177 idx, il->cmd_queue);
3178 }
3179 #endif
3180 txq->need_update = 1;
3181
3182 if (il->cfg->ops->lib->txq_update_byte_cnt_tbl)
3183 /* Set up entry in queue's byte count circular buffer */
3184 il->cfg->ops->lib->txq_update_byte_cnt_tbl(il, txq, 0);
3185
3186 phys_addr =
3187 pci_map_single(il->pci_dev, &out_cmd->hdr, fix_size,
3188 PCI_DMA_BIDIRECTIONAL);
3189 dma_unmap_addr_set(out_meta, mapping, phys_addr);
3190 dma_unmap_len_set(out_meta, len, fix_size);
3191
3192 il->cfg->ops->lib->txq_attach_buf_to_tfd(il, txq, phys_addr, fix_size,
3193 1, U32_PAD(cmd->len));
3194
3195 /* Increment and update queue's write idx */
3196 q->write_ptr = il_queue_inc_wrap(q->write_ptr, q->n_bd);
3197 il_txq_update_write_ptr(il, txq);
3198
3199 spin_unlock_irqrestore(&il->hcmd_lock, flags);
3200 return idx;
3201 }
3202
3203 /**
3204 * il_hcmd_queue_reclaim - Reclaim TX command queue entries already Tx'd
3205 *
3206 * When FW advances 'R' idx, all entries between old and new 'R' idx
3207 * need to be reclaimed. As result, some free space forms. If there is
3208 * enough free space (> low mark), wake the stack that feeds us.
3209 */
3210 static void
3211 il_hcmd_queue_reclaim(struct il_priv *il, int txq_id, int idx, int cmd_idx)
3212 {
3213 struct il_tx_queue *txq = &il->txq[txq_id];
3214 struct il_queue *q = &txq->q;
3215 int nfreed = 0;
3216
3217 if (idx >= q->n_bd || il_queue_used(q, idx) == 0) {
3218 IL_ERR("Read idx for DMA queue txq id (%d), idx %d, "
3219 "is out of range [0-%d] %d %d.\n", txq_id, idx, q->n_bd,
3220 q->write_ptr, q->read_ptr);
3221 return;
3222 }
3223
3224 for (idx = il_queue_inc_wrap(idx, q->n_bd); q->read_ptr != idx;
3225 q->read_ptr = il_queue_inc_wrap(q->read_ptr, q->n_bd)) {
3226
3227 if (nfreed++ > 0) {
3228 IL_ERR("HCMD skipped: idx (%d) %d %d\n", idx,
3229 q->write_ptr, q->read_ptr);
3230 queue_work(il->workqueue, &il->restart);
3231 }
3232
3233 }
3234 }
3235
3236 /**
3237 * il_tx_cmd_complete - Pull unused buffers off the queue and reclaim them
3238 * @rxb: Rx buffer to reclaim
3239 *
3240 * If an Rx buffer has an async callback associated with it the callback
3241 * will be executed. The attached skb (if present) will only be freed
3242 * if the callback returns 1
3243 */
3244 void
3245 il_tx_cmd_complete(struct il_priv *il, struct il_rx_buf *rxb)
3246 {
3247 struct il_rx_pkt *pkt = rxb_addr(rxb);
3248 u16 sequence = le16_to_cpu(pkt->hdr.sequence);
3249 int txq_id = SEQ_TO_QUEUE(sequence);
3250 int idx = SEQ_TO_IDX(sequence);
3251 int cmd_idx;
3252 bool huge = !!(pkt->hdr.sequence & SEQ_HUGE_FRAME);
3253 struct il_device_cmd *cmd;
3254 struct il_cmd_meta *meta;
3255 struct il_tx_queue *txq = &il->txq[il->cmd_queue];
3256 unsigned long flags;
3257
3258 /* If a Tx command is being handled and it isn't in the actual
3259 * command queue then there a command routing bug has been introduced
3260 * in the queue management code. */
3261 if (WARN
3262 (txq_id != il->cmd_queue,
3263 "wrong command queue %d (should be %d), sequence 0x%X readp=%d writep=%d\n",
3264 txq_id, il->cmd_queue, sequence, il->txq[il->cmd_queue].q.read_ptr,
3265 il->txq[il->cmd_queue].q.write_ptr)) {
3266 il_print_hex_error(il, pkt, 32);
3267 return;
3268 }
3269
3270 cmd_idx = il_get_cmd_idx(&txq->q, idx, huge);
3271 cmd = txq->cmd[cmd_idx];
3272 meta = &txq->meta[cmd_idx];
3273
3274 txq->time_stamp = jiffies;
3275
3276 pci_unmap_single(il->pci_dev, dma_unmap_addr(meta, mapping),
3277 dma_unmap_len(meta, len), PCI_DMA_BIDIRECTIONAL);
3278
3279 /* Input error checking is done when commands are added to queue. */
3280 if (meta->flags & CMD_WANT_SKB) {
3281 meta->source->reply_page = (unsigned long)rxb_addr(rxb);
3282 rxb->page = NULL;
3283 } else if (meta->callback)
3284 meta->callback(il, cmd, pkt);
3285
3286 spin_lock_irqsave(&il->hcmd_lock, flags);
3287
3288 il_hcmd_queue_reclaim(il, txq_id, idx, cmd_idx);
3289
3290 if (!(meta->flags & CMD_ASYNC)) {
3291 clear_bit(S_HCMD_ACTIVE, &il->status);
3292 D_INFO("Clearing HCMD_ACTIVE for command %s\n",
3293 il_get_cmd_string(cmd->hdr.cmd));
3294 wake_up(&il->wait_command_queue);
3295 }
3296
3297 /* Mark as unmapped */
3298 meta->flags = 0;
3299
3300 spin_unlock_irqrestore(&il->hcmd_lock, flags);
3301 }
3302 EXPORT_SYMBOL(il_tx_cmd_complete);
3303
3304 MODULE_DESCRIPTION("iwl-legacy: common functions for 3945 and 4965");
3305 MODULE_VERSION(IWLWIFI_VERSION);
3306 MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
3307 MODULE_LICENSE("GPL");
3308
3309 /*
3310 * set bt_coex_active to true, uCode will do kill/defer
3311 * every time the priority line is asserted (BT is sending signals on the
3312 * priority line in the PCIx).
3313 * set bt_coex_active to false, uCode will ignore the BT activity and
3314 * perform the normal operation
3315 *
3316 * User might experience transmit issue on some platform due to WiFi/BT
3317 * co-exist problem. The possible behaviors are:
3318 * Able to scan and finding all the available AP
3319 * Not able to associate with any AP
3320 * On those platforms, WiFi communication can be restored by set
3321 * "bt_coex_active" module parameter to "false"
3322 *
3323 * default: bt_coex_active = true (BT_COEX_ENABLE)
3324 */
3325 static bool bt_coex_active = true;
3326 module_param(bt_coex_active, bool, S_IRUGO);
3327 MODULE_PARM_DESC(bt_coex_active, "enable wifi/bluetooth co-exist");
3328
3329 u32 il_debug_level;
3330 EXPORT_SYMBOL(il_debug_level);
3331
3332 const u8 il_bcast_addr[ETH_ALEN] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
3333 EXPORT_SYMBOL(il_bcast_addr);
3334
3335 /* This function both allocates and initializes hw and il. */
3336 struct ieee80211_hw *
3337 il_alloc_all(struct il_cfg *cfg)
3338 {
3339 struct il_priv *il;
3340 /* mac80211 allocates memory for this device instance, including
3341 * space for this driver's ilate structure */
3342 struct ieee80211_hw *hw;
3343
3344 hw = ieee80211_alloc_hw(sizeof(struct il_priv),
3345 cfg->ops->ieee80211_ops);
3346 if (hw == NULL) {
3347 pr_err("%s: Can not allocate network device\n", cfg->name);
3348 goto out;
3349 }
3350
3351 il = hw->priv;
3352 il->hw = hw;
3353
3354 out:
3355 return hw;
3356 }
3357 EXPORT_SYMBOL(il_alloc_all);
3358
3359 #define MAX_BIT_RATE_40_MHZ 150 /* Mbps */
3360 #define MAX_BIT_RATE_20_MHZ 72 /* Mbps */
3361 static void
3362 il_init_ht_hw_capab(const struct il_priv *il,
3363 struct ieee80211_sta_ht_cap *ht_info,
3364 enum ieee80211_band band)
3365 {
3366 u16 max_bit_rate = 0;
3367 u8 rx_chains_num = il->hw_params.rx_chains_num;
3368 u8 tx_chains_num = il->hw_params.tx_chains_num;
3369
3370 ht_info->cap = 0;
3371 memset(&ht_info->mcs, 0, sizeof(ht_info->mcs));
3372
3373 ht_info->ht_supported = true;
3374
3375 ht_info->cap |= IEEE80211_HT_CAP_SGI_20;
3376 max_bit_rate = MAX_BIT_RATE_20_MHZ;
3377 if (il->hw_params.ht40_channel & BIT(band)) {
3378 ht_info->cap |= IEEE80211_HT_CAP_SUP_WIDTH_20_40;
3379 ht_info->cap |= IEEE80211_HT_CAP_SGI_40;
3380 ht_info->mcs.rx_mask[4] = 0x01;
3381 max_bit_rate = MAX_BIT_RATE_40_MHZ;
3382 }
3383
3384 if (il->cfg->mod_params->amsdu_size_8K)
3385 ht_info->cap |= IEEE80211_HT_CAP_MAX_AMSDU;
3386
3387 ht_info->ampdu_factor = CFG_HT_RX_AMPDU_FACTOR_DEF;
3388 ht_info->ampdu_density = CFG_HT_MPDU_DENSITY_DEF;
3389
3390 ht_info->mcs.rx_mask[0] = 0xFF;
3391 if (rx_chains_num >= 2)
3392 ht_info->mcs.rx_mask[1] = 0xFF;
3393 if (rx_chains_num >= 3)
3394 ht_info->mcs.rx_mask[2] = 0xFF;
3395
3396 /* Highest supported Rx data rate */
3397 max_bit_rate *= rx_chains_num;
3398 WARN_ON(max_bit_rate & ~IEEE80211_HT_MCS_RX_HIGHEST_MASK);
3399 ht_info->mcs.rx_highest = cpu_to_le16(max_bit_rate);
3400
3401 /* Tx MCS capabilities */
3402 ht_info->mcs.tx_params = IEEE80211_HT_MCS_TX_DEFINED;
3403 if (tx_chains_num != rx_chains_num) {
3404 ht_info->mcs.tx_params |= IEEE80211_HT_MCS_TX_RX_DIFF;
3405 ht_info->mcs.tx_params |=
3406 ((tx_chains_num -
3407 1) << IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT);
3408 }
3409 }
3410
3411 /**
3412 * il_init_geos - Initialize mac80211's geo/channel info based from eeprom
3413 */
3414 int
3415 il_init_geos(struct il_priv *il)
3416 {
3417 struct il_channel_info *ch;
3418 struct ieee80211_supported_band *sband;
3419 struct ieee80211_channel *channels;
3420 struct ieee80211_channel *geo_ch;
3421 struct ieee80211_rate *rates;
3422 int i = 0;
3423 s8 max_tx_power = 0;
3424
3425 if (il->bands[IEEE80211_BAND_2GHZ].n_bitrates ||
3426 il->bands[IEEE80211_BAND_5GHZ].n_bitrates) {
3427 D_INFO("Geography modes already initialized.\n");
3428 set_bit(S_GEO_CONFIGURED, &il->status);
3429 return 0;
3430 }
3431
3432 channels =
3433 kzalloc(sizeof(struct ieee80211_channel) * il->channel_count,
3434 GFP_KERNEL);
3435 if (!channels)
3436 return -ENOMEM;
3437
3438 rates =
3439 kzalloc((sizeof(struct ieee80211_rate) * RATE_COUNT_LEGACY),
3440 GFP_KERNEL);
3441 if (!rates) {
3442 kfree(channels);
3443 return -ENOMEM;
3444 }
3445
3446 /* 5.2GHz channels start after the 2.4GHz channels */
3447 sband = &il->bands[IEEE80211_BAND_5GHZ];
3448 sband->channels = &channels[ARRAY_SIZE(il_eeprom_band_1)];
3449 /* just OFDM */
3450 sband->bitrates = &rates[IL_FIRST_OFDM_RATE];
3451 sband->n_bitrates = RATE_COUNT_LEGACY - IL_FIRST_OFDM_RATE;
3452
3453 if (il->cfg->sku & IL_SKU_N)
3454 il_init_ht_hw_capab(il, &sband->ht_cap, IEEE80211_BAND_5GHZ);
3455
3456 sband = &il->bands[IEEE80211_BAND_2GHZ];
3457 sband->channels = channels;
3458 /* OFDM & CCK */
3459 sband->bitrates = rates;
3460 sband->n_bitrates = RATE_COUNT_LEGACY;
3461
3462 if (il->cfg->sku & IL_SKU_N)
3463 il_init_ht_hw_capab(il, &sband->ht_cap, IEEE80211_BAND_2GHZ);
3464
3465 il->ieee_channels = channels;
3466 il->ieee_rates = rates;
3467
3468 for (i = 0; i < il->channel_count; i++) {
3469 ch = &il->channel_info[i];
3470
3471 if (!il_is_channel_valid(ch))
3472 continue;
3473
3474 sband = &il->bands[ch->band];
3475
3476 geo_ch = &sband->channels[sband->n_channels++];
3477
3478 geo_ch->center_freq =
3479 ieee80211_channel_to_frequency(ch->channel, ch->band);
3480 geo_ch->max_power = ch->max_power_avg;
3481 geo_ch->max_antenna_gain = 0xff;
3482 geo_ch->hw_value = ch->channel;
3483
3484 if (il_is_channel_valid(ch)) {
3485 if (!(ch->flags & EEPROM_CHANNEL_IBSS))
3486 geo_ch->flags |= IEEE80211_CHAN_NO_IBSS;
3487
3488 if (!(ch->flags & EEPROM_CHANNEL_ACTIVE))
3489 geo_ch->flags |= IEEE80211_CHAN_PASSIVE_SCAN;
3490
3491 if (ch->flags & EEPROM_CHANNEL_RADAR)
3492 geo_ch->flags |= IEEE80211_CHAN_RADAR;
3493
3494 geo_ch->flags |= ch->ht40_extension_channel;
3495
3496 if (ch->max_power_avg > max_tx_power)
3497 max_tx_power = ch->max_power_avg;
3498 } else {
3499 geo_ch->flags |= IEEE80211_CHAN_DISABLED;
3500 }
3501
3502 D_INFO("Channel %d Freq=%d[%sGHz] %s flag=0x%X\n", ch->channel,
3503 geo_ch->center_freq,
3504 il_is_channel_a_band(ch) ? "5.2" : "2.4",
3505 geo_ch->
3506 flags & IEEE80211_CHAN_DISABLED ? "restricted" : "valid",
3507 geo_ch->flags);
3508 }
3509
3510 il->tx_power_device_lmt = max_tx_power;
3511 il->tx_power_user_lmt = max_tx_power;
3512 il->tx_power_next = max_tx_power;
3513
3514 if (il->bands[IEEE80211_BAND_5GHZ].n_channels == 0 &&
3515 (il->cfg->sku & IL_SKU_A)) {
3516 IL_INFO("Incorrectly detected BG card as ABG. "
3517 "Please send your PCI ID 0x%04X:0x%04X to maintainer.\n",
3518 il->pci_dev->device, il->pci_dev->subsystem_device);
3519 il->cfg->sku &= ~IL_SKU_A;
3520 }
3521
3522 IL_INFO("Tunable channels: %d 802.11bg, %d 802.11a channels\n",
3523 il->bands[IEEE80211_BAND_2GHZ].n_channels,
3524 il->bands[IEEE80211_BAND_5GHZ].n_channels);
3525
3526 set_bit(S_GEO_CONFIGURED, &il->status);
3527
3528 return 0;
3529 }
3530 EXPORT_SYMBOL(il_init_geos);
3531
3532 /*
3533 * il_free_geos - undo allocations in il_init_geos
3534 */
3535 void
3536 il_free_geos(struct il_priv *il)
3537 {
3538 kfree(il->ieee_channels);
3539 kfree(il->ieee_rates);
3540 clear_bit(S_GEO_CONFIGURED, &il->status);
3541 }
3542 EXPORT_SYMBOL(il_free_geos);
3543
3544 static bool
3545 il_is_channel_extension(struct il_priv *il, enum ieee80211_band band,
3546 u16 channel, u8 extension_chan_offset)
3547 {
3548 const struct il_channel_info *ch_info;
3549
3550 ch_info = il_get_channel_info(il, band, channel);
3551 if (!il_is_channel_valid(ch_info))
3552 return false;
3553
3554 if (extension_chan_offset == IEEE80211_HT_PARAM_CHA_SEC_ABOVE)
3555 return !(ch_info->
3556 ht40_extension_channel & IEEE80211_CHAN_NO_HT40PLUS);
3557 else if (extension_chan_offset == IEEE80211_HT_PARAM_CHA_SEC_BELOW)
3558 return !(ch_info->
3559 ht40_extension_channel & IEEE80211_CHAN_NO_HT40MINUS);
3560
3561 return false;
3562 }
3563
3564 bool
3565 il_is_ht40_tx_allowed(struct il_priv *il, struct il_rxon_context *ctx,
3566 struct ieee80211_sta_ht_cap *ht_cap)
3567 {
3568 if (!ctx->ht.enabled || !ctx->ht.is_40mhz)
3569 return false;
3570
3571 /*
3572 * We do not check for IEEE80211_HT_CAP_SUP_WIDTH_20_40
3573 * the bit will not set if it is pure 40MHz case
3574 */
3575 if (ht_cap && !ht_cap->ht_supported)
3576 return false;
3577
3578 #ifdef CONFIG_IWLEGACY_DEBUGFS
3579 if (il->disable_ht40)
3580 return false;
3581 #endif
3582
3583 return il_is_channel_extension(il, il->band,
3584 le16_to_cpu(ctx->staging.channel),
3585 ctx->ht.extension_chan_offset);
3586 }
3587 EXPORT_SYMBOL(il_is_ht40_tx_allowed);
3588
3589 static u16
3590 il_adjust_beacon_interval(u16 beacon_val, u16 max_beacon_val)
3591 {
3592 u16 new_val;
3593 u16 beacon_factor;
3594
3595 /*
3596 * If mac80211 hasn't given us a beacon interval, program
3597 * the default into the device.
3598 */
3599 if (!beacon_val)
3600 return DEFAULT_BEACON_INTERVAL;
3601
3602 /*
3603 * If the beacon interval we obtained from the peer
3604 * is too large, we'll have to wake up more often
3605 * (and in IBSS case, we'll beacon too much)
3606 *
3607 * For example, if max_beacon_val is 4096, and the
3608 * requested beacon interval is 7000, we'll have to
3609 * use 3500 to be able to wake up on the beacons.
3610 *
3611 * This could badly influence beacon detection stats.
3612 */
3613
3614 beacon_factor = (beacon_val + max_beacon_val) / max_beacon_val;
3615 new_val = beacon_val / beacon_factor;
3616
3617 if (!new_val)
3618 new_val = max_beacon_val;
3619
3620 return new_val;
3621 }
3622
3623 int
3624 il_send_rxon_timing(struct il_priv *il, struct il_rxon_context *ctx)
3625 {
3626 u64 tsf;
3627 s32 interval_tm, rem;
3628 struct ieee80211_conf *conf = NULL;
3629 u16 beacon_int;
3630 struct ieee80211_vif *vif = ctx->vif;
3631
3632 conf = &il->hw->conf;
3633
3634 lockdep_assert_held(&il->mutex);
3635
3636 memset(&ctx->timing, 0, sizeof(struct il_rxon_time_cmd));
3637
3638 ctx->timing.timestamp = cpu_to_le64(il->timestamp);
3639 ctx->timing.listen_interval = cpu_to_le16(conf->listen_interval);
3640
3641 beacon_int = vif ? vif->bss_conf.beacon_int : 0;
3642
3643 /*
3644 * TODO: For IBSS we need to get atim_win from mac80211,
3645 * for now just always use 0
3646 */
3647 ctx->timing.atim_win = 0;
3648
3649 beacon_int =
3650 il_adjust_beacon_interval(beacon_int,
3651 il->hw_params.max_beacon_itrvl *
3652 TIME_UNIT);
3653 ctx->timing.beacon_interval = cpu_to_le16(beacon_int);
3654
3655 tsf = il->timestamp; /* tsf is modifed by do_div: copy it */
3656 interval_tm = beacon_int * TIME_UNIT;
3657 rem = do_div(tsf, interval_tm);
3658 ctx->timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
3659
3660 ctx->timing.dtim_period = vif ? (vif->bss_conf.dtim_period ? : 1) : 1;
3661
3662 D_ASSOC("beacon interval %d beacon timer %d beacon tim %d\n",
3663 le16_to_cpu(ctx->timing.beacon_interval),
3664 le32_to_cpu(ctx->timing.beacon_init_val),
3665 le16_to_cpu(ctx->timing.atim_win));
3666
3667 return il_send_cmd_pdu(il, ctx->rxon_timing_cmd, sizeof(ctx->timing),
3668 &ctx->timing);
3669 }
3670 EXPORT_SYMBOL(il_send_rxon_timing);
3671
3672 void
3673 il_set_rxon_hwcrypto(struct il_priv *il, struct il_rxon_context *ctx,
3674 int hw_decrypt)
3675 {
3676 struct il_rxon_cmd *rxon = &ctx->staging;
3677
3678 if (hw_decrypt)
3679 rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
3680 else
3681 rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
3682
3683 }
3684 EXPORT_SYMBOL(il_set_rxon_hwcrypto);
3685
3686 /* validate RXON structure is valid */
3687 int
3688 il_check_rxon_cmd(struct il_priv *il, struct il_rxon_context *ctx)
3689 {
3690 struct il_rxon_cmd *rxon = &ctx->staging;
3691 bool error = false;
3692
3693 if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
3694 if (rxon->flags & RXON_FLG_TGJ_NARROW_BAND_MSK) {
3695 IL_WARN("check 2.4G: wrong narrow\n");
3696 error = true;
3697 }
3698 if (rxon->flags & RXON_FLG_RADAR_DETECT_MSK) {
3699 IL_WARN("check 2.4G: wrong radar\n");
3700 error = true;
3701 }
3702 } else {
3703 if (!(rxon->flags & RXON_FLG_SHORT_SLOT_MSK)) {
3704 IL_WARN("check 5.2G: not short slot!\n");
3705 error = true;
3706 }
3707 if (rxon->flags & RXON_FLG_CCK_MSK) {
3708 IL_WARN("check 5.2G: CCK!\n");
3709 error = true;
3710 }
3711 }
3712 if ((rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1) {
3713 IL_WARN("mac/bssid mcast!\n");
3714 error = true;
3715 }
3716
3717 /* make sure basic rates 6Mbps and 1Mbps are supported */
3718 if ((rxon->ofdm_basic_rates & RATE_6M_MASK) == 0 &&
3719 (rxon->cck_basic_rates & RATE_1M_MASK) == 0) {
3720 IL_WARN("neither 1 nor 6 are basic\n");
3721 error = true;
3722 }
3723
3724 if (le16_to_cpu(rxon->assoc_id) > 2007) {
3725 IL_WARN("aid > 2007\n");
3726 error = true;
3727 }
3728
3729 if ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK)) ==
3730 (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK)) {
3731 IL_WARN("CCK and short slot\n");
3732 error = true;
3733 }
3734
3735 if ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK)) ==
3736 (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK)) {
3737 IL_WARN("CCK and auto detect");
3738 error = true;
3739 }
3740
3741 if ((rxon->
3742 flags & (RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK)) ==
3743 RXON_FLG_TGG_PROTECT_MSK) {
3744 IL_WARN("TGg but no auto-detect\n");
3745 error = true;
3746 }
3747
3748 if (error)
3749 IL_WARN("Tuning to channel %d\n", le16_to_cpu(rxon->channel));
3750
3751 if (error) {
3752 IL_ERR("Invalid RXON\n");
3753 return -EINVAL;
3754 }
3755 return 0;
3756 }
3757 EXPORT_SYMBOL(il_check_rxon_cmd);
3758
3759 /**
3760 * il_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed
3761 * @il: staging_rxon is compared to active_rxon
3762 *
3763 * If the RXON structure is changing enough to require a new tune,
3764 * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that
3765 * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required.
3766 */
3767 int
3768 il_full_rxon_required(struct il_priv *il, struct il_rxon_context *ctx)
3769 {
3770 const struct il_rxon_cmd *staging = &ctx->staging;
3771 const struct il_rxon_cmd *active = &ctx->active;
3772
3773 #define CHK(cond) \
3774 if ((cond)) { \
3775 D_INFO("need full RXON - " #cond "\n"); \
3776 return 1; \
3777 }
3778
3779 #define CHK_NEQ(c1, c2) \
3780 if ((c1) != (c2)) { \
3781 D_INFO("need full RXON - " \
3782 #c1 " != " #c2 " - %d != %d\n", \
3783 (c1), (c2)); \
3784 return 1; \
3785 }
3786
3787 /* These items are only settable from the full RXON command */
3788 CHK(!il_is_associated_ctx(ctx));
3789 CHK(compare_ether_addr(staging->bssid_addr, active->bssid_addr));
3790 CHK(compare_ether_addr(staging->node_addr, active->node_addr));
3791 CHK(compare_ether_addr
3792 (staging->wlap_bssid_addr, active->wlap_bssid_addr));
3793 CHK_NEQ(staging->dev_type, active->dev_type);
3794 CHK_NEQ(staging->channel, active->channel);
3795 CHK_NEQ(staging->air_propagation, active->air_propagation);
3796 CHK_NEQ(staging->ofdm_ht_single_stream_basic_rates,
3797 active->ofdm_ht_single_stream_basic_rates);
3798 CHK_NEQ(staging->ofdm_ht_dual_stream_basic_rates,
3799 active->ofdm_ht_dual_stream_basic_rates);
3800 CHK_NEQ(staging->assoc_id, active->assoc_id);
3801
3802 /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
3803 * be updated with the RXON_ASSOC command -- however only some
3804 * flag transitions are allowed using RXON_ASSOC */
3805
3806 /* Check if we are not switching bands */
3807 CHK_NEQ(staging->flags & RXON_FLG_BAND_24G_MSK,
3808 active->flags & RXON_FLG_BAND_24G_MSK);
3809
3810 /* Check if we are switching association toggle */
3811 CHK_NEQ(staging->filter_flags & RXON_FILTER_ASSOC_MSK,
3812 active->filter_flags & RXON_FILTER_ASSOC_MSK);
3813
3814 #undef CHK
3815 #undef CHK_NEQ
3816
3817 return 0;
3818 }
3819 EXPORT_SYMBOL(il_full_rxon_required);
3820
3821 u8
3822 il_get_lowest_plcp(struct il_priv *il, struct il_rxon_context *ctx)
3823 {
3824 /*
3825 * Assign the lowest rate -- should really get this from
3826 * the beacon skb from mac80211.
3827 */
3828 if (ctx->staging.flags & RXON_FLG_BAND_24G_MSK)
3829 return RATE_1M_PLCP;
3830 else
3831 return RATE_6M_PLCP;
3832 }
3833 EXPORT_SYMBOL(il_get_lowest_plcp);
3834
3835 static void
3836 _il_set_rxon_ht(struct il_priv *il, struct il_ht_config *ht_conf,
3837 struct il_rxon_context *ctx)
3838 {
3839 struct il_rxon_cmd *rxon = &ctx->staging;
3840
3841 if (!ctx->ht.enabled) {
3842 rxon->flags &=
3843 ~(RXON_FLG_CHANNEL_MODE_MSK |
3844 RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK | RXON_FLG_HT40_PROT_MSK
3845 | RXON_FLG_HT_PROT_MSK);
3846 return;
3847 }
3848
3849 rxon->flags |=
3850 cpu_to_le32(ctx->ht.protection << RXON_FLG_HT_OPERATING_MODE_POS);
3851
3852 /* Set up channel bandwidth:
3853 * 20 MHz only, 20/40 mixed or pure 40 if ht40 ok */
3854 /* clear the HT channel mode before set the mode */
3855 rxon->flags &=
3856 ~(RXON_FLG_CHANNEL_MODE_MSK | RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
3857 if (il_is_ht40_tx_allowed(il, ctx, NULL)) {
3858 /* pure ht40 */
3859 if (ctx->ht.protection == IEEE80211_HT_OP_MODE_PROTECTION_20MHZ) {
3860 rxon->flags |= RXON_FLG_CHANNEL_MODE_PURE_40;
3861 /* Note: control channel is opposite of extension channel */
3862 switch (ctx->ht.extension_chan_offset) {
3863 case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
3864 rxon->flags &=
3865 ~RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
3866 break;
3867 case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
3868 rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
3869 break;
3870 }
3871 } else {
3872 /* Note: control channel is opposite of extension channel */
3873 switch (ctx->ht.extension_chan_offset) {
3874 case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
3875 rxon->flags &=
3876 ~(RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
3877 rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
3878 break;
3879 case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
3880 rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
3881 rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
3882 break;
3883 case IEEE80211_HT_PARAM_CHA_SEC_NONE:
3884 default:
3885 /* channel location only valid if in Mixed mode */
3886 IL_ERR("invalid extension channel offset\n");
3887 break;
3888 }
3889 }
3890 } else {
3891 rxon->flags |= RXON_FLG_CHANNEL_MODE_LEGACY;
3892 }
3893
3894 if (il->cfg->ops->hcmd->set_rxon_chain)
3895 il->cfg->ops->hcmd->set_rxon_chain(il, ctx);
3896
3897 D_ASSOC("rxon flags 0x%X operation mode :0x%X "
3898 "extension channel offset 0x%x\n", le32_to_cpu(rxon->flags),
3899 ctx->ht.protection, ctx->ht.extension_chan_offset);
3900 }
3901
3902 void
3903 il_set_rxon_ht(struct il_priv *il, struct il_ht_config *ht_conf)
3904 {
3905 _il_set_rxon_ht(il, ht_conf, &il->ctx);
3906 }
3907 EXPORT_SYMBOL(il_set_rxon_ht);
3908
3909 /* Return valid, unused, channel for a passive scan to reset the RF */
3910 u8
3911 il_get_single_channel_number(struct il_priv *il, enum ieee80211_band band)
3912 {
3913 const struct il_channel_info *ch_info;
3914 int i;
3915 u8 channel = 0;
3916 u8 min, max;
3917
3918 if (band == IEEE80211_BAND_5GHZ) {
3919 min = 14;
3920 max = il->channel_count;
3921 } else {
3922 min = 0;
3923 max = 14;
3924 }
3925
3926 for (i = min; i < max; i++) {
3927 channel = il->channel_info[i].channel;
3928 if (channel == le16_to_cpu(il->ctx.staging.channel))
3929 continue;
3930
3931 ch_info = il_get_channel_info(il, band, channel);
3932 if (il_is_channel_valid(ch_info))
3933 break;
3934 }
3935
3936 return channel;
3937 }
3938 EXPORT_SYMBOL(il_get_single_channel_number);
3939
3940 /**
3941 * il_set_rxon_channel - Set the band and channel values in staging RXON
3942 * @ch: requested channel as a pointer to struct ieee80211_channel
3943
3944 * NOTE: Does not commit to the hardware; it sets appropriate bit fields
3945 * in the staging RXON flag structure based on the ch->band
3946 */
3947 int
3948 il_set_rxon_channel(struct il_priv *il, struct ieee80211_channel *ch,
3949 struct il_rxon_context *ctx)
3950 {
3951 enum ieee80211_band band = ch->band;
3952 u16 channel = ch->hw_value;
3953
3954 if (le16_to_cpu(ctx->staging.channel) == channel && il->band == band)
3955 return 0;
3956
3957 ctx->staging.channel = cpu_to_le16(channel);
3958 if (band == IEEE80211_BAND_5GHZ)
3959 ctx->staging.flags &= ~RXON_FLG_BAND_24G_MSK;
3960 else
3961 ctx->staging.flags |= RXON_FLG_BAND_24G_MSK;
3962
3963 il->band = band;
3964
3965 D_INFO("Staging channel set to %d [%d]\n", channel, band);
3966
3967 return 0;
3968 }
3969 EXPORT_SYMBOL(il_set_rxon_channel);
3970
3971 void
3972 il_set_flags_for_band(struct il_priv *il, struct il_rxon_context *ctx,
3973 enum ieee80211_band band, struct ieee80211_vif *vif)
3974 {
3975 if (band == IEEE80211_BAND_5GHZ) {
3976 ctx->staging.flags &=
3977 ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK |
3978 RXON_FLG_CCK_MSK);
3979 ctx->staging.flags |= RXON_FLG_SHORT_SLOT_MSK;
3980 } else {
3981 /* Copied from il_post_associate() */
3982 if (vif && vif->bss_conf.use_short_slot)
3983 ctx->staging.flags |= RXON_FLG_SHORT_SLOT_MSK;
3984 else
3985 ctx->staging.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
3986
3987 ctx->staging.flags |= RXON_FLG_BAND_24G_MSK;
3988 ctx->staging.flags |= RXON_FLG_AUTO_DETECT_MSK;
3989 ctx->staging.flags &= ~RXON_FLG_CCK_MSK;
3990 }
3991 }
3992 EXPORT_SYMBOL(il_set_flags_for_band);
3993
3994 /*
3995 * initialize rxon structure with default values from eeprom
3996 */
3997 void
3998 il_connection_init_rx_config(struct il_priv *il, struct il_rxon_context *ctx)
3999 {
4000 const struct il_channel_info *ch_info;
4001
4002 memset(&ctx->staging, 0, sizeof(ctx->staging));
4003
4004 if (!ctx->vif) {
4005 ctx->staging.dev_type = ctx->unused_devtype;
4006 } else
4007 switch (ctx->vif->type) {
4008
4009 case NL80211_IFTYPE_STATION:
4010 ctx->staging.dev_type = ctx->station_devtype;
4011 ctx->staging.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
4012 break;
4013
4014 case NL80211_IFTYPE_ADHOC:
4015 ctx->staging.dev_type = ctx->ibss_devtype;
4016 ctx->staging.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
4017 ctx->staging.filter_flags =
4018 RXON_FILTER_BCON_AWARE_MSK |
4019 RXON_FILTER_ACCEPT_GRP_MSK;
4020 break;
4021
4022 default:
4023 IL_ERR("Unsupported interface type %d\n",
4024 ctx->vif->type);
4025 break;
4026 }
4027
4028 #if 0
4029 /* TODO: Figure out when short_preamble would be set and cache from
4030 * that */
4031 if (!hw_to_local(il->hw)->short_preamble)
4032 ctx->staging.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
4033 else
4034 ctx->staging.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
4035 #endif
4036
4037 ch_info =
4038 il_get_channel_info(il, il->band, le16_to_cpu(ctx->active.channel));
4039
4040 if (!ch_info)
4041 ch_info = &il->channel_info[0];
4042
4043 ctx->staging.channel = cpu_to_le16(ch_info->channel);
4044 il->band = ch_info->band;
4045
4046 il_set_flags_for_band(il, ctx, il->band, ctx->vif);
4047
4048 ctx->staging.ofdm_basic_rates =
4049 (IL_OFDM_RATES_MASK >> IL_FIRST_OFDM_RATE) & 0xFF;
4050 ctx->staging.cck_basic_rates =
4051 (IL_CCK_RATES_MASK >> IL_FIRST_CCK_RATE) & 0xF;
4052
4053 /* clear both MIX and PURE40 mode flag */
4054 ctx->staging.flags &=
4055 ~(RXON_FLG_CHANNEL_MODE_MIXED | RXON_FLG_CHANNEL_MODE_PURE_40);
4056 if (ctx->vif)
4057 memcpy(ctx->staging.node_addr, ctx->vif->addr, ETH_ALEN);
4058
4059 ctx->staging.ofdm_ht_single_stream_basic_rates = 0xff;
4060 ctx->staging.ofdm_ht_dual_stream_basic_rates = 0xff;
4061 }
4062 EXPORT_SYMBOL(il_connection_init_rx_config);
4063
4064 void
4065 il_set_rate(struct il_priv *il)
4066 {
4067 const struct ieee80211_supported_band *hw = NULL;
4068 struct ieee80211_rate *rate;
4069 int i;
4070
4071 hw = il_get_hw_mode(il, il->band);
4072 if (!hw) {
4073 IL_ERR("Failed to set rate: unable to get hw mode\n");
4074 return;
4075 }
4076
4077 il->active_rate = 0;
4078
4079 for (i = 0; i < hw->n_bitrates; i++) {
4080 rate = &(hw->bitrates[i]);
4081 if (rate->hw_value < RATE_COUNT_LEGACY)
4082 il->active_rate |= (1 << rate->hw_value);
4083 }
4084
4085 D_RATE("Set active_rate = %0x\n", il->active_rate);
4086
4087 il->ctx.staging.cck_basic_rates =
4088 (IL_CCK_BASIC_RATES_MASK >> IL_FIRST_CCK_RATE) & 0xF;
4089
4090 il->ctx.staging.ofdm_basic_rates =
4091 (IL_OFDM_BASIC_RATES_MASK >> IL_FIRST_OFDM_RATE) & 0xFF;
4092 }
4093 EXPORT_SYMBOL(il_set_rate);
4094
4095 void
4096 il_chswitch_done(struct il_priv *il, bool is_success)
4097 {
4098 struct il_rxon_context *ctx = &il->ctx;
4099
4100 if (test_bit(S_EXIT_PENDING, &il->status))
4101 return;
4102
4103 if (test_and_clear_bit(S_CHANNEL_SWITCH_PENDING, &il->status))
4104 ieee80211_chswitch_done(ctx->vif, is_success);
4105 }
4106 EXPORT_SYMBOL(il_chswitch_done);
4107
4108 void
4109 il_hdl_csa(struct il_priv *il, struct il_rx_buf *rxb)
4110 {
4111 struct il_rx_pkt *pkt = rxb_addr(rxb);
4112 struct il_csa_notification *csa = &(pkt->u.csa_notif);
4113
4114 struct il_rxon_context *ctx = &il->ctx;
4115 struct il_rxon_cmd *rxon = (void *)&ctx->active;
4116
4117 if (!test_bit(S_CHANNEL_SWITCH_PENDING, &il->status))
4118 return;
4119
4120 if (!le32_to_cpu(csa->status) && csa->channel == il->switch_channel) {
4121 rxon->channel = csa->channel;
4122 ctx->staging.channel = csa->channel;
4123 D_11H("CSA notif: channel %d\n", le16_to_cpu(csa->channel));
4124 il_chswitch_done(il, true);
4125 } else {
4126 IL_ERR("CSA notif (fail) : channel %d\n",
4127 le16_to_cpu(csa->channel));
4128 il_chswitch_done(il, false);
4129 }
4130 }
4131 EXPORT_SYMBOL(il_hdl_csa);
4132
4133 #ifdef CONFIG_IWLEGACY_DEBUG
4134 void
4135 il_print_rx_config_cmd(struct il_priv *il, struct il_rxon_context *ctx)
4136 {
4137 struct il_rxon_cmd *rxon = &ctx->staging;
4138
4139 D_RADIO("RX CONFIG:\n");
4140 il_print_hex_dump(il, IL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
4141 D_RADIO("u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
4142 D_RADIO("u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
4143 D_RADIO("u32 filter_flags: 0x%08x\n", le32_to_cpu(rxon->filter_flags));
4144 D_RADIO("u8 dev_type: 0x%x\n", rxon->dev_type);
4145 D_RADIO("u8 ofdm_basic_rates: 0x%02x\n", rxon->ofdm_basic_rates);
4146 D_RADIO("u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
4147 D_RADIO("u8[6] node_addr: %pM\n", rxon->node_addr);
4148 D_RADIO("u8[6] bssid_addr: %pM\n", rxon->bssid_addr);
4149 D_RADIO("u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
4150 }
4151 EXPORT_SYMBOL(il_print_rx_config_cmd);
4152 #endif
4153 /**
4154 * il_irq_handle_error - called for HW or SW error interrupt from card
4155 */
4156 void
4157 il_irq_handle_error(struct il_priv *il)
4158 {
4159 /* Set the FW error flag -- cleared on il_down */
4160 set_bit(S_FW_ERROR, &il->status);
4161
4162 /* Cancel currently queued command. */
4163 clear_bit(S_HCMD_ACTIVE, &il->status);
4164
4165 IL_ERR("Loaded firmware version: %s\n", il->hw->wiphy->fw_version);
4166
4167 il->cfg->ops->lib->dump_nic_error_log(il);
4168 if (il->cfg->ops->lib->dump_fh)
4169 il->cfg->ops->lib->dump_fh(il, NULL, false);
4170 #ifdef CONFIG_IWLEGACY_DEBUG
4171 if (il_get_debug_level(il) & IL_DL_FW_ERRORS)
4172 il_print_rx_config_cmd(il, &il->ctx);
4173 #endif
4174
4175 wake_up(&il->wait_command_queue);
4176
4177 /* Keep the restart process from trying to send host
4178 * commands by clearing the INIT status bit */
4179 clear_bit(S_READY, &il->status);
4180
4181 if (!test_bit(S_EXIT_PENDING, &il->status)) {
4182 IL_DBG(IL_DL_FW_ERRORS,
4183 "Restarting adapter due to uCode error.\n");
4184
4185 if (il->cfg->mod_params->restart_fw)
4186 queue_work(il->workqueue, &il->restart);
4187 }
4188 }
4189 EXPORT_SYMBOL(il_irq_handle_error);
4190
4191 static int
4192 il_apm_stop_master(struct il_priv *il)
4193 {
4194 int ret = 0;
4195
4196 /* stop device's busmaster DMA activity */
4197 il_set_bit(il, CSR_RESET, CSR_RESET_REG_FLAG_STOP_MASTER);
4198
4199 ret =
4200 _il_poll_bit(il, CSR_RESET, CSR_RESET_REG_FLAG_MASTER_DISABLED,
4201 CSR_RESET_REG_FLAG_MASTER_DISABLED, 100);
4202 if (ret)
4203 IL_WARN("Master Disable Timed Out, 100 usec\n");
4204
4205 D_INFO("stop master\n");
4206
4207 return ret;
4208 }
4209
4210 void
4211 il_apm_stop(struct il_priv *il)
4212 {
4213 D_INFO("Stop card, put in low power state\n");
4214
4215 /* Stop device's DMA activity */
4216 il_apm_stop_master(il);
4217
4218 /* Reset the entire device */
4219 il_set_bit(il, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
4220
4221 udelay(10);
4222
4223 /*
4224 * Clear "initialization complete" bit to move adapter from
4225 * D0A* (powered-up Active) --> D0U* (Uninitialized) state.
4226 */
4227 il_clear_bit(il, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
4228 }
4229 EXPORT_SYMBOL(il_apm_stop);
4230
4231 /*
4232 * Start up NIC's basic functionality after it has been reset
4233 * (e.g. after platform boot, or shutdown via il_apm_stop())
4234 * NOTE: This does not load uCode nor start the embedded processor
4235 */
4236 int
4237 il_apm_init(struct il_priv *il)
4238 {
4239 int ret = 0;
4240 u16 lctl;
4241
4242 D_INFO("Init card's basic functions\n");
4243
4244 /*
4245 * Use "set_bit" below rather than "write", to preserve any hardware
4246 * bits already set by default after reset.
4247 */
4248
4249 /* Disable L0S exit timer (platform NMI Work/Around) */
4250 il_set_bit(il, CSR_GIO_CHICKEN_BITS,
4251 CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
4252
4253 /*
4254 * Disable L0s without affecting L1;
4255 * don't wait for ICH L0s (ICH bug W/A)
4256 */
4257 il_set_bit(il, CSR_GIO_CHICKEN_BITS,
4258 CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX);
4259
4260 /* Set FH wait threshold to maximum (HW error during stress W/A) */
4261 il_set_bit(il, CSR_DBG_HPET_MEM_REG, CSR_DBG_HPET_MEM_REG_VAL);
4262
4263 /*
4264 * Enable HAP INTA (interrupt from management bus) to
4265 * wake device's PCI Express link L1a -> L0s
4266 * NOTE: This is no-op for 3945 (non-existent bit)
4267 */
4268 il_set_bit(il, CSR_HW_IF_CONFIG_REG,
4269 CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A);
4270
4271 /*
4272 * HW bug W/A for instability in PCIe bus L0->L0S->L1 transition.
4273 * Check if BIOS (or OS) enabled L1-ASPM on this device.
4274 * If so (likely), disable L0S, so device moves directly L0->L1;
4275 * costs negligible amount of power savings.
4276 * If not (unlikely), enable L0S, so there is at least some
4277 * power savings, even without L1.
4278 */
4279 if (il->cfg->base_params->set_l0s) {
4280 lctl = il_pcie_link_ctl(il);
4281 if ((lctl & PCI_CFG_LINK_CTRL_VAL_L1_EN) ==
4282 PCI_CFG_LINK_CTRL_VAL_L1_EN) {
4283 /* L1-ASPM enabled; disable(!) L0S */
4284 il_set_bit(il, CSR_GIO_REG,
4285 CSR_GIO_REG_VAL_L0S_ENABLED);
4286 D_POWER("L1 Enabled; Disabling L0S\n");
4287 } else {
4288 /* L1-ASPM disabled; enable(!) L0S */
4289 il_clear_bit(il, CSR_GIO_REG,
4290 CSR_GIO_REG_VAL_L0S_ENABLED);
4291 D_POWER("L1 Disabled; Enabling L0S\n");
4292 }
4293 }
4294
4295 /* Configure analog phase-lock-loop before activating to D0A */
4296 if (il->cfg->base_params->pll_cfg_val)
4297 il_set_bit(il, CSR_ANA_PLL_CFG,
4298 il->cfg->base_params->pll_cfg_val);
4299
4300 /*
4301 * Set "initialization complete" bit to move adapter from
4302 * D0U* --> D0A* (powered-up active) state.
4303 */
4304 il_set_bit(il, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
4305
4306 /*
4307 * Wait for clock stabilization; once stabilized, access to
4308 * device-internal resources is supported, e.g. il_wr_prph()
4309 * and accesses to uCode SRAM.
4310 */
4311 ret =
4312 _il_poll_bit(il, CSR_GP_CNTRL,
4313 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
4314 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
4315 if (ret < 0) {
4316 D_INFO("Failed to init the card\n");
4317 goto out;
4318 }
4319
4320 /*
4321 * Enable DMA and BSM (if used) clocks, wait for them to stabilize.
4322 * BSM (Boostrap State Machine) is only in 3945 and 4965.
4323 *
4324 * Write to "CLK_EN_REG"; "1" bits enable clocks, while "0" bits
4325 * do not disable clocks. This preserves any hardware bits already
4326 * set by default in "CLK_CTRL_REG" after reset.
4327 */
4328 if (il->cfg->base_params->use_bsm)
4329 il_wr_prph(il, APMG_CLK_EN_REG,
4330 APMG_CLK_VAL_DMA_CLK_RQT | APMG_CLK_VAL_BSM_CLK_RQT);
4331 else
4332 il_wr_prph(il, APMG_CLK_EN_REG, APMG_CLK_VAL_DMA_CLK_RQT);
4333 udelay(20);
4334
4335 /* Disable L1-Active */
4336 il_set_bits_prph(il, APMG_PCIDEV_STT_REG,
4337 APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
4338
4339 out:
4340 return ret;
4341 }
4342 EXPORT_SYMBOL(il_apm_init);
4343
4344 int
4345 il_set_tx_power(struct il_priv *il, s8 tx_power, bool force)
4346 {
4347 int ret;
4348 s8 prev_tx_power;
4349 bool defer;
4350 struct il_rxon_context *ctx = &il->ctx;
4351
4352 lockdep_assert_held(&il->mutex);
4353
4354 if (il->tx_power_user_lmt == tx_power && !force)
4355 return 0;
4356
4357 if (!il->cfg->ops->lib->send_tx_power)
4358 return -EOPNOTSUPP;
4359
4360 /* 0 dBm mean 1 milliwatt */
4361 if (tx_power < 0) {
4362 IL_WARN("Requested user TXPOWER %d below 1 mW.\n", tx_power);
4363 return -EINVAL;
4364 }
4365
4366 if (tx_power > il->tx_power_device_lmt) {
4367 IL_WARN("Requested user TXPOWER %d above upper limit %d.\n",
4368 tx_power, il->tx_power_device_lmt);
4369 return -EINVAL;
4370 }
4371
4372 if (!il_is_ready_rf(il))
4373 return -EIO;
4374
4375 /* scan complete and commit_rxon use tx_power_next value,
4376 * it always need to be updated for newest request */
4377 il->tx_power_next = tx_power;
4378
4379 /* do not set tx power when scanning or channel changing */
4380 defer = test_bit(S_SCANNING, &il->status) ||
4381 memcmp(&ctx->active, &ctx->staging, sizeof(ctx->staging));
4382 if (defer && !force) {
4383 D_INFO("Deferring tx power set\n");
4384 return 0;
4385 }
4386
4387 prev_tx_power = il->tx_power_user_lmt;
4388 il->tx_power_user_lmt = tx_power;
4389
4390 ret = il->cfg->ops->lib->send_tx_power(il);
4391
4392 /* if fail to set tx_power, restore the orig. tx power */
4393 if (ret) {
4394 il->tx_power_user_lmt = prev_tx_power;
4395 il->tx_power_next = prev_tx_power;
4396 }
4397 return ret;
4398 }
4399 EXPORT_SYMBOL(il_set_tx_power);
4400
4401 void
4402 il_send_bt_config(struct il_priv *il)
4403 {
4404 struct il_bt_cmd bt_cmd = {
4405 .lead_time = BT_LEAD_TIME_DEF,
4406 .max_kill = BT_MAX_KILL_DEF,
4407 .kill_ack_mask = 0,
4408 .kill_cts_mask = 0,
4409 };
4410
4411 if (!bt_coex_active)
4412 bt_cmd.flags = BT_COEX_DISABLE;
4413 else
4414 bt_cmd.flags = BT_COEX_ENABLE;
4415
4416 D_INFO("BT coex %s\n",
4417 (bt_cmd.flags == BT_COEX_DISABLE) ? "disable" : "active");
4418
4419 if (il_send_cmd_pdu(il, C_BT_CONFIG, sizeof(struct il_bt_cmd), &bt_cmd))
4420 IL_ERR("failed to send BT Coex Config\n");
4421 }
4422 EXPORT_SYMBOL(il_send_bt_config);
4423
4424 int
4425 il_send_stats_request(struct il_priv *il, u8 flags, bool clear)
4426 {
4427 struct il_stats_cmd stats_cmd = {
4428 .configuration_flags = clear ? IL_STATS_CONF_CLEAR_STATS : 0,
4429 };
4430
4431 if (flags & CMD_ASYNC)
4432 return il_send_cmd_pdu_async(il, C_STATS, sizeof(struct il_stats_cmd),
4433 &stats_cmd, NULL);
4434 else
4435 return il_send_cmd_pdu(il, C_STATS, sizeof(struct il_stats_cmd),
4436 &stats_cmd);
4437 }
4438 EXPORT_SYMBOL(il_send_stats_request);
4439
4440 void
4441 il_hdl_pm_sleep(struct il_priv *il, struct il_rx_buf *rxb)
4442 {
4443 #ifdef CONFIG_IWLEGACY_DEBUG
4444 struct il_rx_pkt *pkt = rxb_addr(rxb);
4445 struct il_sleep_notification *sleep = &(pkt->u.sleep_notif);
4446 D_RX("sleep mode: %d, src: %d\n",
4447 sleep->pm_sleep_mode, sleep->pm_wakeup_src);
4448 #endif
4449 }
4450 EXPORT_SYMBOL(il_hdl_pm_sleep);
4451
4452 void
4453 il_hdl_pm_debug_stats(struct il_priv *il, struct il_rx_buf *rxb)
4454 {
4455 struct il_rx_pkt *pkt = rxb_addr(rxb);
4456 u32 len = le32_to_cpu(pkt->len_n_flags) & IL_RX_FRAME_SIZE_MSK;
4457 D_RADIO("Dumping %d bytes of unhandled notification for %s:\n", len,
4458 il_get_cmd_string(pkt->hdr.cmd));
4459 il_print_hex_dump(il, IL_DL_RADIO, pkt->u.raw, len);
4460 }
4461 EXPORT_SYMBOL(il_hdl_pm_debug_stats);
4462
4463 void
4464 il_hdl_error(struct il_priv *il, struct il_rx_buf *rxb)
4465 {
4466 struct il_rx_pkt *pkt = rxb_addr(rxb);
4467
4468 IL_ERR("Error Reply type 0x%08X cmd %s (0x%02X) "
4469 "seq 0x%04X ser 0x%08X\n",
4470 le32_to_cpu(pkt->u.err_resp.error_type),
4471 il_get_cmd_string(pkt->u.err_resp.cmd_id),
4472 pkt->u.err_resp.cmd_id,
4473 le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
4474 le32_to_cpu(pkt->u.err_resp.error_info));
4475 }
4476 EXPORT_SYMBOL(il_hdl_error);
4477
4478 void
4479 il_clear_isr_stats(struct il_priv *il)
4480 {
4481 memset(&il->isr_stats, 0, sizeof(il->isr_stats));
4482 }
4483
4484 int
4485 il_mac_conf_tx(struct ieee80211_hw *hw, struct ieee80211_vif *vif, u16 queue,
4486 const struct ieee80211_tx_queue_params *params)
4487 {
4488 struct il_priv *il = hw->priv;
4489 unsigned long flags;
4490 int q;
4491
4492 D_MAC80211("enter\n");
4493
4494 if (!il_is_ready_rf(il)) {
4495 D_MAC80211("leave - RF not ready\n");
4496 return -EIO;
4497 }
4498
4499 if (queue >= AC_NUM) {
4500 D_MAC80211("leave - queue >= AC_NUM %d\n", queue);
4501 return 0;
4502 }
4503
4504 q = AC_NUM - 1 - queue;
4505
4506 spin_lock_irqsave(&il->lock, flags);
4507
4508 il->ctx.qos_data.def_qos_parm.ac[q].cw_min =
4509 cpu_to_le16(params->cw_min);
4510 il->ctx.qos_data.def_qos_parm.ac[q].cw_max =
4511 cpu_to_le16(params->cw_max);
4512 il->ctx.qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
4513 il->ctx.qos_data.def_qos_parm.ac[q].edca_txop =
4514 cpu_to_le16((params->txop * 32));
4515
4516 il->ctx.qos_data.def_qos_parm.ac[q].reserved1 = 0;
4517
4518 spin_unlock_irqrestore(&il->lock, flags);
4519
4520 D_MAC80211("leave\n");
4521 return 0;
4522 }
4523 EXPORT_SYMBOL(il_mac_conf_tx);
4524
4525 int
4526 il_mac_tx_last_beacon(struct ieee80211_hw *hw)
4527 {
4528 struct il_priv *il = hw->priv;
4529
4530 return il->ibss_manager == IL_IBSS_MANAGER;
4531 }
4532 EXPORT_SYMBOL_GPL(il_mac_tx_last_beacon);
4533
4534 static int
4535 il_set_mode(struct il_priv *il, struct il_rxon_context *ctx)
4536 {
4537 il_connection_init_rx_config(il, ctx);
4538
4539 if (il->cfg->ops->hcmd->set_rxon_chain)
4540 il->cfg->ops->hcmd->set_rxon_chain(il, ctx);
4541
4542 return il_commit_rxon(il, ctx);
4543 }
4544
4545 static int
4546 il_setup_interface(struct il_priv *il, struct il_rxon_context *ctx)
4547 {
4548 struct ieee80211_vif *vif = ctx->vif;
4549 int err;
4550
4551 lockdep_assert_held(&il->mutex);
4552
4553 /*
4554 * This variable will be correct only when there's just
4555 * a single context, but all code using it is for hardware
4556 * that supports only one context.
4557 */
4558 il->iw_mode = vif->type;
4559
4560 ctx->is_active = true;
4561
4562 err = il_set_mode(il, ctx);
4563 if (err) {
4564 if (!ctx->always_active)
4565 ctx->is_active = false;
4566 return err;
4567 }
4568
4569 return 0;
4570 }
4571
4572 int
4573 il_mac_add_interface(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
4574 {
4575 struct il_priv *il = hw->priv;
4576 struct il_vif_priv *vif_priv = (void *)vif->drv_priv;
4577 int err;
4578 bool reset;
4579 u32 modes;
4580
4581 D_MAC80211("enter: type %d, addr %pM\n", vif->type, vif->addr);
4582
4583 mutex_lock(&il->mutex);
4584
4585 if (!il_is_ready_rf(il)) {
4586 IL_WARN("Try to add interface when device not ready\n");
4587 err = -EINVAL;
4588 goto out;
4589 }
4590
4591 /* check if busy context is exclusive */
4592 if (il->ctx.vif &&
4593 (il->ctx.exclusive_interface_modes & BIT(il->ctx.vif->type))) {
4594 err = -EINVAL;
4595 goto out;
4596 }
4597
4598 /*
4599 * We do not support multiple virtual interfaces, but on hardware reset
4600 * we have to add the same interface again.
4601 */
4602 reset = (il->ctx.vif == vif);
4603 if (il->ctx.vif && !reset) {
4604 err = -EOPNOTSUPP;
4605 goto out;
4606 }
4607
4608 modes = il->ctx.interface_modes | il->ctx.exclusive_interface_modes;
4609 if (!(modes & BIT(vif->type))) {
4610 err = -EOPNOTSUPP;
4611 goto out;
4612 }
4613
4614 vif_priv->ctx = &il->ctx;
4615 il->ctx.vif = vif;
4616
4617 err = il_setup_interface(il, &il->ctx);
4618 if (err) {
4619 IL_WARN("Fail to set mode %d\n", vif->type);
4620 if (!reset) {
4621 il->ctx.vif = NULL;
4622 il->iw_mode = NL80211_IFTYPE_STATION;
4623 }
4624 }
4625
4626 out:
4627 mutex_unlock(&il->mutex);
4628
4629 D_MAC80211("leave\n");
4630 return err;
4631 }
4632 EXPORT_SYMBOL(il_mac_add_interface);
4633
4634 static void
4635 il_teardown_interface(struct il_priv *il, struct ieee80211_vif *vif,
4636 bool mode_change)
4637 {
4638 struct il_rxon_context *ctx = il_rxon_ctx_from_vif(vif);
4639
4640 lockdep_assert_held(&il->mutex);
4641
4642 if (il->scan_vif == vif) {
4643 il_scan_cancel_timeout(il, 200);
4644 il_force_scan_end(il);
4645 }
4646
4647 if (!mode_change) {
4648 il_set_mode(il, ctx);
4649 if (!ctx->always_active)
4650 ctx->is_active = false;
4651 }
4652 }
4653
4654 void
4655 il_mac_remove_interface(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
4656 {
4657 struct il_priv *il = hw->priv;
4658 struct il_rxon_context *ctx = il_rxon_ctx_from_vif(vif);
4659
4660 D_MAC80211("enter\n");
4661
4662 mutex_lock(&il->mutex);
4663
4664 WARN_ON(ctx->vif != vif);
4665 ctx->vif = NULL;
4666
4667 il_teardown_interface(il, vif, false);
4668
4669 memset(il->bssid, 0, ETH_ALEN);
4670 mutex_unlock(&il->mutex);
4671
4672 D_MAC80211("leave\n");
4673
4674 }
4675 EXPORT_SYMBOL(il_mac_remove_interface);
4676
4677 int
4678 il_alloc_txq_mem(struct il_priv *il)
4679 {
4680 if (!il->txq)
4681 il->txq =
4682 kzalloc(sizeof(struct il_tx_queue) *
4683 il->cfg->base_params->num_of_queues, GFP_KERNEL);
4684 if (!il->txq) {
4685 IL_ERR("Not enough memory for txq\n");
4686 return -ENOMEM;
4687 }
4688 return 0;
4689 }
4690 EXPORT_SYMBOL(il_alloc_txq_mem);
4691
4692 void
4693 il_txq_mem(struct il_priv *il)
4694 {
4695 kfree(il->txq);
4696 il->txq = NULL;
4697 }
4698 EXPORT_SYMBOL(il_txq_mem);
4699
4700 #ifdef CONFIG_IWLEGACY_DEBUGFS
4701
4702 #define IL_TRAFFIC_DUMP_SIZE (IL_TRAFFIC_ENTRY_SIZE * IL_TRAFFIC_ENTRIES)
4703
4704 void
4705 il_reset_traffic_log(struct il_priv *il)
4706 {
4707 il->tx_traffic_idx = 0;
4708 il->rx_traffic_idx = 0;
4709 if (il->tx_traffic)
4710 memset(il->tx_traffic, 0, IL_TRAFFIC_DUMP_SIZE);
4711 if (il->rx_traffic)
4712 memset(il->rx_traffic, 0, IL_TRAFFIC_DUMP_SIZE);
4713 }
4714
4715 int
4716 il_alloc_traffic_mem(struct il_priv *il)
4717 {
4718 u32 traffic_size = IL_TRAFFIC_DUMP_SIZE;
4719
4720 if (il_debug_level & IL_DL_TX) {
4721 if (!il->tx_traffic) {
4722 il->tx_traffic = kzalloc(traffic_size, GFP_KERNEL);
4723 if (!il->tx_traffic)
4724 return -ENOMEM;
4725 }
4726 }
4727 if (il_debug_level & IL_DL_RX) {
4728 if (!il->rx_traffic) {
4729 il->rx_traffic = kzalloc(traffic_size, GFP_KERNEL);
4730 if (!il->rx_traffic)
4731 return -ENOMEM;
4732 }
4733 }
4734 il_reset_traffic_log(il);
4735 return 0;
4736 }
4737 EXPORT_SYMBOL(il_alloc_traffic_mem);
4738
4739 void
4740 il_free_traffic_mem(struct il_priv *il)
4741 {
4742 kfree(il->tx_traffic);
4743 il->tx_traffic = NULL;
4744
4745 kfree(il->rx_traffic);
4746 il->rx_traffic = NULL;
4747 }
4748 EXPORT_SYMBOL(il_free_traffic_mem);
4749
4750 void
4751 il_dbg_log_tx_data_frame(struct il_priv *il, u16 length,
4752 struct ieee80211_hdr *header)
4753 {
4754 __le16 fc;
4755 u16 len;
4756
4757 if (likely(!(il_debug_level & IL_DL_TX)))
4758 return;
4759
4760 if (!il->tx_traffic)
4761 return;
4762
4763 fc = header->frame_control;
4764 if (ieee80211_is_data(fc)) {
4765 len =
4766 (length >
4767 IL_TRAFFIC_ENTRY_SIZE) ? IL_TRAFFIC_ENTRY_SIZE : length;
4768 memcpy((il->tx_traffic +
4769 (il->tx_traffic_idx * IL_TRAFFIC_ENTRY_SIZE)), header,
4770 len);
4771 il->tx_traffic_idx =
4772 (il->tx_traffic_idx + 1) % IL_TRAFFIC_ENTRIES;
4773 }
4774 }
4775 EXPORT_SYMBOL(il_dbg_log_tx_data_frame);
4776
4777 void
4778 il_dbg_log_rx_data_frame(struct il_priv *il, u16 length,
4779 struct ieee80211_hdr *header)
4780 {
4781 __le16 fc;
4782 u16 len;
4783
4784 if (likely(!(il_debug_level & IL_DL_RX)))
4785 return;
4786
4787 if (!il->rx_traffic)
4788 return;
4789
4790 fc = header->frame_control;
4791 if (ieee80211_is_data(fc)) {
4792 len =
4793 (length >
4794 IL_TRAFFIC_ENTRY_SIZE) ? IL_TRAFFIC_ENTRY_SIZE : length;
4795 memcpy((il->rx_traffic +
4796 (il->rx_traffic_idx * IL_TRAFFIC_ENTRY_SIZE)), header,
4797 len);
4798 il->rx_traffic_idx =
4799 (il->rx_traffic_idx + 1) % IL_TRAFFIC_ENTRIES;
4800 }
4801 }
4802 EXPORT_SYMBOL(il_dbg_log_rx_data_frame);
4803
4804 const char *
4805 il_get_mgmt_string(int cmd)
4806 {
4807 switch (cmd) {
4808 IL_CMD(MANAGEMENT_ASSOC_REQ);
4809 IL_CMD(MANAGEMENT_ASSOC_RESP);
4810 IL_CMD(MANAGEMENT_REASSOC_REQ);
4811 IL_CMD(MANAGEMENT_REASSOC_RESP);
4812 IL_CMD(MANAGEMENT_PROBE_REQ);
4813 IL_CMD(MANAGEMENT_PROBE_RESP);
4814 IL_CMD(MANAGEMENT_BEACON);
4815 IL_CMD(MANAGEMENT_ATIM);
4816 IL_CMD(MANAGEMENT_DISASSOC);
4817 IL_CMD(MANAGEMENT_AUTH);
4818 IL_CMD(MANAGEMENT_DEAUTH);
4819 IL_CMD(MANAGEMENT_ACTION);
4820 default:
4821 return "UNKNOWN";
4822
4823 }
4824 }
4825
4826 const char *
4827 il_get_ctrl_string(int cmd)
4828 {
4829 switch (cmd) {
4830 IL_CMD(CONTROL_BACK_REQ);
4831 IL_CMD(CONTROL_BACK);
4832 IL_CMD(CONTROL_PSPOLL);
4833 IL_CMD(CONTROL_RTS);
4834 IL_CMD(CONTROL_CTS);
4835 IL_CMD(CONTROL_ACK);
4836 IL_CMD(CONTROL_CFEND);
4837 IL_CMD(CONTROL_CFENDACK);
4838 default:
4839 return "UNKNOWN";
4840
4841 }
4842 }
4843
4844 void
4845 il_clear_traffic_stats(struct il_priv *il)
4846 {
4847 memset(&il->tx_stats, 0, sizeof(struct traffic_stats));
4848 memset(&il->rx_stats, 0, sizeof(struct traffic_stats));
4849 }
4850
4851 /*
4852 * if CONFIG_IWLEGACY_DEBUGFS defined,
4853 * il_update_stats function will
4854 * record all the MGMT, CTRL and DATA pkt for both TX and Rx pass
4855 * Use debugFs to display the rx/rx_stats
4856 * if CONFIG_IWLEGACY_DEBUGFS not being defined, then no MGMT and CTRL
4857 * information will be recorded, but DATA pkt still will be recorded
4858 * for the reason of il_led.c need to control the led blinking based on
4859 * number of tx and rx data.
4860 *
4861 */
4862 void
4863 il_update_stats(struct il_priv *il, bool is_tx, __le16 fc, u16 len)
4864 {
4865 struct traffic_stats *stats;
4866
4867 if (is_tx)
4868 stats = &il->tx_stats;
4869 else
4870 stats = &il->rx_stats;
4871
4872 if (ieee80211_is_mgmt(fc)) {
4873 switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
4874 case cpu_to_le16(IEEE80211_STYPE_ASSOC_REQ):
4875 stats->mgmt[MANAGEMENT_ASSOC_REQ]++;
4876 break;
4877 case cpu_to_le16(IEEE80211_STYPE_ASSOC_RESP):
4878 stats->mgmt[MANAGEMENT_ASSOC_RESP]++;
4879 break;
4880 case cpu_to_le16(IEEE80211_STYPE_REASSOC_REQ):
4881 stats->mgmt[MANAGEMENT_REASSOC_REQ]++;
4882 break;
4883 case cpu_to_le16(IEEE80211_STYPE_REASSOC_RESP):
4884 stats->mgmt[MANAGEMENT_REASSOC_RESP]++;
4885 break;
4886 case cpu_to_le16(IEEE80211_STYPE_PROBE_REQ):
4887 stats->mgmt[MANAGEMENT_PROBE_REQ]++;
4888 break;
4889 case cpu_to_le16(IEEE80211_STYPE_PROBE_RESP):
4890 stats->mgmt[MANAGEMENT_PROBE_RESP]++;
4891 break;
4892 case cpu_to_le16(IEEE80211_STYPE_BEACON):
4893 stats->mgmt[MANAGEMENT_BEACON]++;
4894 break;
4895 case cpu_to_le16(IEEE80211_STYPE_ATIM):
4896 stats->mgmt[MANAGEMENT_ATIM]++;
4897 break;
4898 case cpu_to_le16(IEEE80211_STYPE_DISASSOC):
4899 stats->mgmt[MANAGEMENT_DISASSOC]++;
4900 break;
4901 case cpu_to_le16(IEEE80211_STYPE_AUTH):
4902 stats->mgmt[MANAGEMENT_AUTH]++;
4903 break;
4904 case cpu_to_le16(IEEE80211_STYPE_DEAUTH):
4905 stats->mgmt[MANAGEMENT_DEAUTH]++;
4906 break;
4907 case cpu_to_le16(IEEE80211_STYPE_ACTION):
4908 stats->mgmt[MANAGEMENT_ACTION]++;
4909 break;
4910 }
4911 } else if (ieee80211_is_ctl(fc)) {
4912 switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
4913 case cpu_to_le16(IEEE80211_STYPE_BACK_REQ):
4914 stats->ctrl[CONTROL_BACK_REQ]++;
4915 break;
4916 case cpu_to_le16(IEEE80211_STYPE_BACK):
4917 stats->ctrl[CONTROL_BACK]++;
4918 break;
4919 case cpu_to_le16(IEEE80211_STYPE_PSPOLL):
4920 stats->ctrl[CONTROL_PSPOLL]++;
4921 break;
4922 case cpu_to_le16(IEEE80211_STYPE_RTS):
4923 stats->ctrl[CONTROL_RTS]++;
4924 break;
4925 case cpu_to_le16(IEEE80211_STYPE_CTS):
4926 stats->ctrl[CONTROL_CTS]++;
4927 break;
4928 case cpu_to_le16(IEEE80211_STYPE_ACK):
4929 stats->ctrl[CONTROL_ACK]++;
4930 break;
4931 case cpu_to_le16(IEEE80211_STYPE_CFEND):
4932 stats->ctrl[CONTROL_CFEND]++;
4933 break;
4934 case cpu_to_le16(IEEE80211_STYPE_CFENDACK):
4935 stats->ctrl[CONTROL_CFENDACK]++;
4936 break;
4937 }
4938 } else {
4939 /* data */
4940 stats->data_cnt++;
4941 stats->data_bytes += len;
4942 }
4943 }
4944 EXPORT_SYMBOL(il_update_stats);
4945 #endif
4946
4947 int
4948 il_force_reset(struct il_priv *il, bool external)
4949 {
4950 struct il_force_reset *force_reset;
4951
4952 if (test_bit(S_EXIT_PENDING, &il->status))
4953 return -EINVAL;
4954
4955 force_reset = &il->force_reset;
4956 force_reset->reset_request_count++;
4957 if (!external) {
4958 if (force_reset->last_force_reset_jiffies &&
4959 time_after(force_reset->last_force_reset_jiffies +
4960 force_reset->reset_duration, jiffies)) {
4961 D_INFO("force reset rejected\n");
4962 force_reset->reset_reject_count++;
4963 return -EAGAIN;
4964 }
4965 }
4966 force_reset->reset_success_count++;
4967 force_reset->last_force_reset_jiffies = jiffies;
4968
4969 /*
4970 * if the request is from external(ex: debugfs),
4971 * then always perform the request in regardless the module
4972 * parameter setting
4973 * if the request is from internal (uCode error or driver
4974 * detect failure), then fw_restart module parameter
4975 * need to be check before performing firmware reload
4976 */
4977
4978 if (!external && !il->cfg->mod_params->restart_fw) {
4979 D_INFO("Cancel firmware reload based on "
4980 "module parameter setting\n");
4981 return 0;
4982 }
4983
4984 IL_ERR("On demand firmware reload\n");
4985
4986 /* Set the FW error flag -- cleared on il_down */
4987 set_bit(S_FW_ERROR, &il->status);
4988 wake_up(&il->wait_command_queue);
4989 /*
4990 * Keep the restart process from trying to send host
4991 * commands by clearing the INIT status bit
4992 */
4993 clear_bit(S_READY, &il->status);
4994 queue_work(il->workqueue, &il->restart);
4995
4996 return 0;
4997 }
4998
4999 int
5000 il_mac_change_interface(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
5001 enum nl80211_iftype newtype, bool newp2p)
5002 {
5003 struct il_priv *il = hw->priv;
5004 struct il_rxon_context *ctx = il_rxon_ctx_from_vif(vif);
5005 u32 modes;
5006 int err;
5007
5008 newtype = ieee80211_iftype_p2p(newtype, newp2p);
5009
5010 mutex_lock(&il->mutex);
5011
5012 if (!ctx->vif || !il_is_ready_rf(il)) {
5013 /*
5014 * Huh? But wait ... this can maybe happen when
5015 * we're in the middle of a firmware restart!
5016 */
5017 err = -EBUSY;
5018 goto out;
5019 }
5020
5021 modes = ctx->interface_modes | ctx->exclusive_interface_modes;
5022 if (!(modes & BIT(newtype))) {
5023 err = -EOPNOTSUPP;
5024 goto out;
5025 }
5026
5027 if ((il->ctx.exclusive_interface_modes & BIT(il->ctx.vif->type)) ||
5028 (il->ctx.exclusive_interface_modes & BIT(newtype))) {
5029 err = -EINVAL;
5030 goto out;
5031 }
5032
5033 /* success */
5034 il_teardown_interface(il, vif, true);
5035 vif->type = newtype;
5036 vif->p2p = newp2p;
5037 err = il_setup_interface(il, ctx);
5038 WARN_ON(err);
5039 /*
5040 * We've switched internally, but submitting to the
5041 * device may have failed for some reason. Mask this
5042 * error, because otherwise mac80211 will not switch
5043 * (and set the interface type back) and we'll be
5044 * out of sync with it.
5045 */
5046 err = 0;
5047
5048 out:
5049 mutex_unlock(&il->mutex);
5050 return err;
5051 }
5052 EXPORT_SYMBOL(il_mac_change_interface);
5053
5054 /*
5055 * On every watchdog tick we check (latest) time stamp. If it does not
5056 * change during timeout period and queue is not empty we reset firmware.
5057 */
5058 static int
5059 il_check_stuck_queue(struct il_priv *il, int cnt)
5060 {
5061 struct il_tx_queue *txq = &il->txq[cnt];
5062 struct il_queue *q = &txq->q;
5063 unsigned long timeout;
5064 int ret;
5065
5066 if (q->read_ptr == q->write_ptr) {
5067 txq->time_stamp = jiffies;
5068 return 0;
5069 }
5070
5071 timeout =
5072 txq->time_stamp +
5073 msecs_to_jiffies(il->cfg->base_params->wd_timeout);
5074
5075 if (time_after(jiffies, timeout)) {
5076 IL_ERR("Queue %d stuck for %u ms.\n", q->id,
5077 il->cfg->base_params->wd_timeout);
5078 ret = il_force_reset(il, false);
5079 return (ret == -EAGAIN) ? 0 : 1;
5080 }
5081
5082 return 0;
5083 }
5084
5085 /*
5086 * Making watchdog tick be a quarter of timeout assure we will
5087 * discover the queue hung between timeout and 1.25*timeout
5088 */
5089 #define IL_WD_TICK(timeout) ((timeout) / 4)
5090
5091 /*
5092 * Watchdog timer callback, we check each tx queue for stuck, if if hung
5093 * we reset the firmware. If everything is fine just rearm the timer.
5094 */
5095 void
5096 il_bg_watchdog(unsigned long data)
5097 {
5098 struct il_priv *il = (struct il_priv *)data;
5099 int cnt;
5100 unsigned long timeout;
5101
5102 if (test_bit(S_EXIT_PENDING, &il->status))
5103 return;
5104
5105 timeout = il->cfg->base_params->wd_timeout;
5106 if (timeout == 0)
5107 return;
5108
5109 /* monitor and check for stuck cmd queue */
5110 if (il_check_stuck_queue(il, il->cmd_queue))
5111 return;
5112
5113 /* monitor and check for other stuck queues */
5114 if (il_is_any_associated(il)) {
5115 for (cnt = 0; cnt < il->hw_params.max_txq_num; cnt++) {
5116 /* skip as we already checked the command queue */
5117 if (cnt == il->cmd_queue)
5118 continue;
5119 if (il_check_stuck_queue(il, cnt))
5120 return;
5121 }
5122 }
5123
5124 mod_timer(&il->watchdog,
5125 jiffies + msecs_to_jiffies(IL_WD_TICK(timeout)));
5126 }
5127 EXPORT_SYMBOL(il_bg_watchdog);
5128
5129 void
5130 il_setup_watchdog(struct il_priv *il)
5131 {
5132 unsigned int timeout = il->cfg->base_params->wd_timeout;
5133
5134 if (timeout)
5135 mod_timer(&il->watchdog,
5136 jiffies + msecs_to_jiffies(IL_WD_TICK(timeout)));
5137 else
5138 del_timer(&il->watchdog);
5139 }
5140 EXPORT_SYMBOL(il_setup_watchdog);
5141
5142 /*
5143 * extended beacon time format
5144 * time in usec will be changed into a 32-bit value in extended:internal format
5145 * the extended part is the beacon counts
5146 * the internal part is the time in usec within one beacon interval
5147 */
5148 u32
5149 il_usecs_to_beacons(struct il_priv *il, u32 usec, u32 beacon_interval)
5150 {
5151 u32 quot;
5152 u32 rem;
5153 u32 interval = beacon_interval * TIME_UNIT;
5154
5155 if (!interval || !usec)
5156 return 0;
5157
5158 quot =
5159 (usec /
5160 interval) & (il_beacon_time_mask_high(il,
5161 il->hw_params.
5162 beacon_time_tsf_bits) >> il->
5163 hw_params.beacon_time_tsf_bits);
5164 rem =
5165 (usec % interval) & il_beacon_time_mask_low(il,
5166 il->hw_params.
5167 beacon_time_tsf_bits);
5168
5169 return (quot << il->hw_params.beacon_time_tsf_bits) + rem;
5170 }
5171 EXPORT_SYMBOL(il_usecs_to_beacons);
5172
5173 /* base is usually what we get from ucode with each received frame,
5174 * the same as HW timer counter counting down
5175 */
5176 __le32
5177 il_add_beacon_time(struct il_priv *il, u32 base, u32 addon,
5178 u32 beacon_interval)
5179 {
5180 u32 base_low = base & il_beacon_time_mask_low(il,
5181 il->hw_params.
5182 beacon_time_tsf_bits);
5183 u32 addon_low = addon & il_beacon_time_mask_low(il,
5184 il->hw_params.
5185 beacon_time_tsf_bits);
5186 u32 interval = beacon_interval * TIME_UNIT;
5187 u32 res = (base & il_beacon_time_mask_high(il,
5188 il->hw_params.
5189 beacon_time_tsf_bits)) +
5190 (addon & il_beacon_time_mask_high(il,
5191 il->hw_params.
5192 beacon_time_tsf_bits));
5193
5194 if (base_low > addon_low)
5195 res += base_low - addon_low;
5196 else if (base_low < addon_low) {
5197 res += interval + base_low - addon_low;
5198 res += (1 << il->hw_params.beacon_time_tsf_bits);
5199 } else
5200 res += (1 << il->hw_params.beacon_time_tsf_bits);
5201
5202 return cpu_to_le32(res);
5203 }
5204 EXPORT_SYMBOL(il_add_beacon_time);
5205
5206 #ifdef CONFIG_PM
5207
5208 int
5209 il_pci_suspend(struct device *device)
5210 {
5211 struct pci_dev *pdev = to_pci_dev(device);
5212 struct il_priv *il = pci_get_drvdata(pdev);
5213
5214 /*
5215 * This function is called when system goes into suspend state
5216 * mac80211 will call il_mac_stop() from the mac80211 suspend function
5217 * first but since il_mac_stop() has no knowledge of who the caller is,
5218 * it will not call apm_ops.stop() to stop the DMA operation.
5219 * Calling apm_ops.stop here to make sure we stop the DMA.
5220 */
5221 il_apm_stop(il);
5222
5223 return 0;
5224 }
5225 EXPORT_SYMBOL(il_pci_suspend);
5226
5227 int
5228 il_pci_resume(struct device *device)
5229 {
5230 struct pci_dev *pdev = to_pci_dev(device);
5231 struct il_priv *il = pci_get_drvdata(pdev);
5232 bool hw_rfkill = false;
5233
5234 /*
5235 * We disable the RETRY_TIMEOUT register (0x41) to keep
5236 * PCI Tx retries from interfering with C3 CPU state.
5237 */
5238 pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
5239
5240 il_enable_interrupts(il);
5241
5242 if (!(_il_rd(il, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
5243 hw_rfkill = true;
5244
5245 if (hw_rfkill)
5246 set_bit(S_RF_KILL_HW, &il->status);
5247 else
5248 clear_bit(S_RF_KILL_HW, &il->status);
5249
5250 wiphy_rfkill_set_hw_state(il->hw->wiphy, hw_rfkill);
5251
5252 return 0;
5253 }
5254 EXPORT_SYMBOL(il_pci_resume);
5255
5256 const struct dev_pm_ops il_pm_ops = {
5257 .suspend = il_pci_suspend,
5258 .resume = il_pci_resume,
5259 .freeze = il_pci_suspend,
5260 .thaw = il_pci_resume,
5261 .poweroff = il_pci_suspend,
5262 .restore = il_pci_resume,
5263 };
5264 EXPORT_SYMBOL(il_pm_ops);
5265
5266 #endif /* CONFIG_PM */
5267
5268 static void
5269 il_update_qos(struct il_priv *il, struct il_rxon_context *ctx)
5270 {
5271 if (test_bit(S_EXIT_PENDING, &il->status))
5272 return;
5273
5274 if (!ctx->is_active)
5275 return;
5276
5277 ctx->qos_data.def_qos_parm.qos_flags = 0;
5278
5279 if (ctx->qos_data.qos_active)
5280 ctx->qos_data.def_qos_parm.qos_flags |=
5281 QOS_PARAM_FLG_UPDATE_EDCA_MSK;
5282
5283 if (ctx->ht.enabled)
5284 ctx->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
5285
5286 D_QOS("send QoS cmd with Qos active=%d FLAGS=0x%X\n",
5287 ctx->qos_data.qos_active, ctx->qos_data.def_qos_parm.qos_flags);
5288
5289 il_send_cmd_pdu_async(il, ctx->qos_cmd, sizeof(struct il_qosparam_cmd),
5290 &ctx->qos_data.def_qos_parm, NULL);
5291 }
5292
5293 /**
5294 * il_mac_config - mac80211 config callback
5295 */
5296 int
5297 il_mac_config(struct ieee80211_hw *hw, u32 changed)
5298 {
5299 struct il_priv *il = hw->priv;
5300 const struct il_channel_info *ch_info;
5301 struct ieee80211_conf *conf = &hw->conf;
5302 struct ieee80211_channel *channel = conf->channel;
5303 struct il_ht_config *ht_conf = &il->current_ht_config;
5304 struct il_rxon_context *ctx = &il->ctx;
5305 unsigned long flags = 0;
5306 int ret = 0;
5307 u16 ch;
5308 int scan_active = 0;
5309 bool ht_changed = false;
5310
5311 if (WARN_ON(!il->cfg->ops->legacy))
5312 return -EOPNOTSUPP;
5313
5314 mutex_lock(&il->mutex);
5315
5316 D_MAC80211("enter to channel %d changed 0x%X\n", channel->hw_value,
5317 changed);
5318
5319 if (unlikely(test_bit(S_SCANNING, &il->status))) {
5320 scan_active = 1;
5321 D_MAC80211("scan active\n");
5322 }
5323
5324 if (changed &
5325 (IEEE80211_CONF_CHANGE_SMPS | IEEE80211_CONF_CHANGE_CHANNEL)) {
5326 /* mac80211 uses static for non-HT which is what we want */
5327 il->current_ht_config.smps = conf->smps_mode;
5328
5329 /*
5330 * Recalculate chain counts.
5331 *
5332 * If monitor mode is enabled then mac80211 will
5333 * set up the SM PS mode to OFF if an HT channel is
5334 * configured.
5335 */
5336 if (il->cfg->ops->hcmd->set_rxon_chain)
5337 il->cfg->ops->hcmd->set_rxon_chain(il, &il->ctx);
5338 }
5339
5340 /* during scanning mac80211 will delay channel setting until
5341 * scan finish with changed = 0
5342 */
5343 if (!changed || (changed & IEEE80211_CONF_CHANGE_CHANNEL)) {
5344
5345 if (scan_active)
5346 goto set_ch_out;
5347
5348 ch = channel->hw_value;
5349 ch_info = il_get_channel_info(il, channel->band, ch);
5350 if (!il_is_channel_valid(ch_info)) {
5351 D_MAC80211("leave - invalid channel\n");
5352 ret = -EINVAL;
5353 goto set_ch_out;
5354 }
5355
5356 if (il->iw_mode == NL80211_IFTYPE_ADHOC &&
5357 !il_is_channel_ibss(ch_info)) {
5358 D_MAC80211("leave - not IBSS channel\n");
5359 ret = -EINVAL;
5360 goto set_ch_out;
5361 }
5362
5363 spin_lock_irqsave(&il->lock, flags);
5364
5365 /* Configure HT40 channels */
5366 if (ctx->ht.enabled != conf_is_ht(conf)) {
5367 ctx->ht.enabled = conf_is_ht(conf);
5368 ht_changed = true;
5369 }
5370 if (ctx->ht.enabled) {
5371 if (conf_is_ht40_minus(conf)) {
5372 ctx->ht.extension_chan_offset =
5373 IEEE80211_HT_PARAM_CHA_SEC_BELOW;
5374 ctx->ht.is_40mhz = true;
5375 } else if (conf_is_ht40_plus(conf)) {
5376 ctx->ht.extension_chan_offset =
5377 IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
5378 ctx->ht.is_40mhz = true;
5379 } else {
5380 ctx->ht.extension_chan_offset =
5381 IEEE80211_HT_PARAM_CHA_SEC_NONE;
5382 ctx->ht.is_40mhz = false;
5383 }
5384 } else
5385 ctx->ht.is_40mhz = false;
5386
5387 /*
5388 * Default to no protection. Protection mode will
5389 * later be set from BSS config in il_ht_conf
5390 */
5391 ctx->ht.protection = IEEE80211_HT_OP_MODE_PROTECTION_NONE;
5392
5393 /* if we are switching from ht to 2.4 clear flags
5394 * from any ht related info since 2.4 does not
5395 * support ht */
5396 if ((le16_to_cpu(ctx->staging.channel) != ch))
5397 ctx->staging.flags = 0;
5398
5399 il_set_rxon_channel(il, channel, ctx);
5400 il_set_rxon_ht(il, ht_conf);
5401
5402 il_set_flags_for_band(il, ctx, channel->band, ctx->vif);
5403
5404 spin_unlock_irqrestore(&il->lock, flags);
5405
5406 if (il->cfg->ops->legacy->update_bcast_stations)
5407 ret = il->cfg->ops->legacy->update_bcast_stations(il);
5408
5409 set_ch_out:
5410 /* The list of supported rates and rate mask can be different
5411 * for each band; since the band may have changed, reset
5412 * the rate mask to what mac80211 lists */
5413 il_set_rate(il);
5414 }
5415
5416 if (changed & (IEEE80211_CONF_CHANGE_PS | IEEE80211_CONF_CHANGE_IDLE)) {
5417 ret = il_power_update_mode(il, false);
5418 if (ret)
5419 D_MAC80211("Error setting sleep level\n");
5420 }
5421
5422 if (changed & IEEE80211_CONF_CHANGE_POWER) {
5423 D_MAC80211("TX Power old=%d new=%d\n", il->tx_power_user_lmt,
5424 conf->power_level);
5425
5426 il_set_tx_power(il, conf->power_level, false);
5427 }
5428
5429 if (!il_is_ready(il)) {
5430 D_MAC80211("leave - not ready\n");
5431 goto out;
5432 }
5433
5434 if (scan_active)
5435 goto out;
5436
5437 if (memcmp(&ctx->active, &ctx->staging, sizeof(ctx->staging)))
5438 il_commit_rxon(il, ctx);
5439 else
5440 D_INFO("Not re-sending same RXON configuration.\n");
5441 if (ht_changed)
5442 il_update_qos(il, ctx);
5443
5444 out:
5445 D_MAC80211("leave\n");
5446 mutex_unlock(&il->mutex);
5447 return ret;
5448 }
5449 EXPORT_SYMBOL(il_mac_config);
5450
5451 void
5452 il_mac_reset_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
5453 {
5454 struct il_priv *il = hw->priv;
5455 unsigned long flags;
5456 struct il_rxon_context *ctx = &il->ctx;
5457
5458 if (WARN_ON(!il->cfg->ops->legacy))
5459 return;
5460
5461 mutex_lock(&il->mutex);
5462 D_MAC80211("enter\n");
5463
5464 spin_lock_irqsave(&il->lock, flags);
5465 memset(&il->current_ht_config, 0, sizeof(struct il_ht_config));
5466 spin_unlock_irqrestore(&il->lock, flags);
5467
5468 spin_lock_irqsave(&il->lock, flags);
5469
5470 /* new association get rid of ibss beacon skb */
5471 if (il->beacon_skb)
5472 dev_kfree_skb(il->beacon_skb);
5473
5474 il->beacon_skb = NULL;
5475
5476 il->timestamp = 0;
5477
5478 spin_unlock_irqrestore(&il->lock, flags);
5479
5480 il_scan_cancel_timeout(il, 100);
5481 if (!il_is_ready_rf(il)) {
5482 D_MAC80211("leave - not ready\n");
5483 mutex_unlock(&il->mutex);
5484 return;
5485 }
5486
5487 /* we are restarting association process
5488 * clear RXON_FILTER_ASSOC_MSK bit
5489 */
5490 ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
5491 il_commit_rxon(il, ctx);
5492
5493 il_set_rate(il);
5494
5495 mutex_unlock(&il->mutex);
5496
5497 D_MAC80211("leave\n");
5498 }
5499 EXPORT_SYMBOL(il_mac_reset_tsf);
5500
5501 static void
5502 il_ht_conf(struct il_priv *il, struct ieee80211_vif *vif)
5503 {
5504 struct il_ht_config *ht_conf = &il->current_ht_config;
5505 struct ieee80211_sta *sta;
5506 struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
5507 struct il_rxon_context *ctx = il_rxon_ctx_from_vif(vif);
5508
5509 D_ASSOC("enter:\n");
5510
5511 if (!ctx->ht.enabled)
5512 return;
5513
5514 ctx->ht.protection =
5515 bss_conf->ht_operation_mode & IEEE80211_HT_OP_MODE_PROTECTION;
5516 ctx->ht.non_gf_sta_present =
5517 !!(bss_conf->
5518 ht_operation_mode & IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
5519
5520 ht_conf->single_chain_sufficient = false;
5521
5522 switch (vif->type) {
5523 case NL80211_IFTYPE_STATION:
5524 rcu_read_lock();
5525 sta = ieee80211_find_sta(vif, bss_conf->bssid);
5526 if (sta) {
5527 struct ieee80211_sta_ht_cap *ht_cap = &sta->ht_cap;
5528 int maxstreams;
5529
5530 maxstreams =
5531 (ht_cap->mcs.
5532 tx_params & IEEE80211_HT_MCS_TX_MAX_STREAMS_MASK)
5533 >> IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT;
5534 maxstreams += 1;
5535
5536 if (ht_cap->mcs.rx_mask[1] == 0 &&
5537 ht_cap->mcs.rx_mask[2] == 0)
5538 ht_conf->single_chain_sufficient = true;
5539 if (maxstreams <= 1)
5540 ht_conf->single_chain_sufficient = true;
5541 } else {
5542 /*
5543 * If at all, this can only happen through a race
5544 * when the AP disconnects us while we're still
5545 * setting up the connection, in that case mac80211
5546 * will soon tell us about that.
5547 */
5548 ht_conf->single_chain_sufficient = true;
5549 }
5550 rcu_read_unlock();
5551 break;
5552 case NL80211_IFTYPE_ADHOC:
5553 ht_conf->single_chain_sufficient = true;
5554 break;
5555 default:
5556 break;
5557 }
5558
5559 D_ASSOC("leave\n");
5560 }
5561
5562 static inline void
5563 il_set_no_assoc(struct il_priv *il, struct ieee80211_vif *vif)
5564 {
5565 struct il_rxon_context *ctx = il_rxon_ctx_from_vif(vif);
5566
5567 /*
5568 * inform the ucode that there is no longer an
5569 * association and that no more packets should be
5570 * sent
5571 */
5572 ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
5573 ctx->staging.assoc_id = 0;
5574 il_commit_rxon(il, ctx);
5575 }
5576
5577 static void
5578 il_beacon_update(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
5579 {
5580 struct il_priv *il = hw->priv;
5581 unsigned long flags;
5582 __le64 timestamp;
5583 struct sk_buff *skb = ieee80211_beacon_get(hw, vif);
5584
5585 if (!skb)
5586 return;
5587
5588 D_MAC80211("enter\n");
5589
5590 lockdep_assert_held(&il->mutex);
5591
5592 if (!il->beacon_ctx) {
5593 IL_ERR("update beacon but no beacon context!\n");
5594 dev_kfree_skb(skb);
5595 return;
5596 }
5597
5598 spin_lock_irqsave(&il->lock, flags);
5599
5600 if (il->beacon_skb)
5601 dev_kfree_skb(il->beacon_skb);
5602
5603 il->beacon_skb = skb;
5604
5605 timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
5606 il->timestamp = le64_to_cpu(timestamp);
5607
5608 D_MAC80211("leave\n");
5609 spin_unlock_irqrestore(&il->lock, flags);
5610
5611 if (!il_is_ready_rf(il)) {
5612 D_MAC80211("leave - RF not ready\n");
5613 return;
5614 }
5615
5616 il->cfg->ops->legacy->post_associate(il);
5617 }
5618
5619 void
5620 il_mac_bss_info_changed(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
5621 struct ieee80211_bss_conf *bss_conf, u32 changes)
5622 {
5623 struct il_priv *il = hw->priv;
5624 struct il_rxon_context *ctx = il_rxon_ctx_from_vif(vif);
5625 int ret;
5626
5627 if (WARN_ON(!il->cfg->ops->legacy))
5628 return;
5629
5630 D_MAC80211("changes = 0x%X\n", changes);
5631
5632 mutex_lock(&il->mutex);
5633
5634 if (!il_is_alive(il)) {
5635 mutex_unlock(&il->mutex);
5636 return;
5637 }
5638
5639 if (changes & BSS_CHANGED_QOS) {
5640 unsigned long flags;
5641
5642 spin_lock_irqsave(&il->lock, flags);
5643 ctx->qos_data.qos_active = bss_conf->qos;
5644 il_update_qos(il, ctx);
5645 spin_unlock_irqrestore(&il->lock, flags);
5646 }
5647
5648 if (changes & BSS_CHANGED_BEACON_ENABLED) {
5649 /*
5650 * the add_interface code must make sure we only ever
5651 * have a single interface that could be beaconing at
5652 * any time.
5653 */
5654 if (vif->bss_conf.enable_beacon)
5655 il->beacon_ctx = ctx;
5656 else
5657 il->beacon_ctx = NULL;
5658 }
5659
5660 if (changes & BSS_CHANGED_BSSID) {
5661 D_MAC80211("BSSID %pM\n", bss_conf->bssid);
5662
5663 /*
5664 * If there is currently a HW scan going on in the
5665 * background then we need to cancel it else the RXON
5666 * below/in post_associate will fail.
5667 */
5668 if (il_scan_cancel_timeout(il, 100)) {
5669 IL_WARN("Aborted scan still in progress after 100ms\n");
5670 D_MAC80211("leaving - scan abort failed.\n");
5671 mutex_unlock(&il->mutex);
5672 return;
5673 }
5674
5675 /* mac80211 only sets assoc when in STATION mode */
5676 if (vif->type == NL80211_IFTYPE_ADHOC || bss_conf->assoc) {
5677 memcpy(ctx->staging.bssid_addr, bss_conf->bssid,
5678 ETH_ALEN);
5679
5680 /* currently needed in a few places */
5681 memcpy(il->bssid, bss_conf->bssid, ETH_ALEN);
5682 } else {
5683 ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
5684 }
5685
5686 }
5687
5688 /*
5689 * This needs to be after setting the BSSID in case
5690 * mac80211 decides to do both changes at once because
5691 * it will invoke post_associate.
5692 */
5693 if (vif->type == NL80211_IFTYPE_ADHOC && (changes & BSS_CHANGED_BEACON))
5694 il_beacon_update(hw, vif);
5695
5696 if (changes & BSS_CHANGED_ERP_PREAMBLE) {
5697 D_MAC80211("ERP_PREAMBLE %d\n", bss_conf->use_short_preamble);
5698 if (bss_conf->use_short_preamble)
5699 ctx->staging.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
5700 else
5701 ctx->staging.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
5702 }
5703
5704 if (changes & BSS_CHANGED_ERP_CTS_PROT) {
5705 D_MAC80211("ERP_CTS %d\n", bss_conf->use_cts_prot);
5706 if (bss_conf->use_cts_prot && il->band != IEEE80211_BAND_5GHZ)
5707 ctx->staging.flags |= RXON_FLG_TGG_PROTECT_MSK;
5708 else
5709 ctx->staging.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
5710 if (bss_conf->use_cts_prot)
5711 ctx->staging.flags |= RXON_FLG_SELF_CTS_EN;
5712 else
5713 ctx->staging.flags &= ~RXON_FLG_SELF_CTS_EN;
5714 }
5715
5716 if (changes & BSS_CHANGED_BASIC_RATES) {
5717 /* XXX use this information
5718 *
5719 * To do that, remove code from il_set_rate() and put something
5720 * like this here:
5721 *
5722 if (A-band)
5723 ctx->staging.ofdm_basic_rates =
5724 bss_conf->basic_rates;
5725 else
5726 ctx->staging.ofdm_basic_rates =
5727 bss_conf->basic_rates >> 4;
5728 ctx->staging.cck_basic_rates =
5729 bss_conf->basic_rates & 0xF;
5730 */
5731 }
5732
5733 if (changes & BSS_CHANGED_HT) {
5734 il_ht_conf(il, vif);
5735
5736 if (il->cfg->ops->hcmd->set_rxon_chain)
5737 il->cfg->ops->hcmd->set_rxon_chain(il, ctx);
5738 }
5739
5740 if (changes & BSS_CHANGED_ASSOC) {
5741 D_MAC80211("ASSOC %d\n", bss_conf->assoc);
5742 if (bss_conf->assoc) {
5743 il->timestamp = bss_conf->timestamp;
5744
5745 if (!il_is_rfkill(il))
5746 il->cfg->ops->legacy->post_associate(il);
5747 } else
5748 il_set_no_assoc(il, vif);
5749 }
5750
5751 if (changes && il_is_associated_ctx(ctx) && bss_conf->aid) {
5752 D_MAC80211("Changes (%#x) while associated\n", changes);
5753 ret = il_send_rxon_assoc(il, ctx);
5754 if (!ret) {
5755 /* Sync active_rxon with latest change. */
5756 memcpy((void *)&ctx->active, &ctx->staging,
5757 sizeof(struct il_rxon_cmd));
5758 }
5759 }
5760
5761 if (changes & BSS_CHANGED_BEACON_ENABLED) {
5762 if (vif->bss_conf.enable_beacon) {
5763 memcpy(ctx->staging.bssid_addr, bss_conf->bssid,
5764 ETH_ALEN);
5765 memcpy(il->bssid, bss_conf->bssid, ETH_ALEN);
5766 il->cfg->ops->legacy->config_ap(il);
5767 } else
5768 il_set_no_assoc(il, vif);
5769 }
5770
5771 if (changes & BSS_CHANGED_IBSS) {
5772 ret =
5773 il->cfg->ops->legacy->manage_ibss_station(il, vif,
5774 bss_conf->
5775 ibss_joined);
5776 if (ret)
5777 IL_ERR("failed to %s IBSS station %pM\n",
5778 bss_conf->ibss_joined ? "add" : "remove",
5779 bss_conf->bssid);
5780 }
5781
5782 mutex_unlock(&il->mutex);
5783
5784 D_MAC80211("leave\n");
5785 }
5786 EXPORT_SYMBOL(il_mac_bss_info_changed);
5787
5788 irqreturn_t
5789 il_isr(int irq, void *data)
5790 {
5791 struct il_priv *il = data;
5792 u32 inta, inta_mask;
5793 u32 inta_fh;
5794 unsigned long flags;
5795 if (!il)
5796 return IRQ_NONE;
5797
5798 spin_lock_irqsave(&il->lock, flags);
5799
5800 /* Disable (but don't clear!) interrupts here to avoid
5801 * back-to-back ISRs and sporadic interrupts from our NIC.
5802 * If we have something to service, the tasklet will re-enable ints.
5803 * If we *don't* have something, we'll re-enable before leaving here. */
5804 inta_mask = _il_rd(il, CSR_INT_MASK); /* just for debug */
5805 _il_wr(il, CSR_INT_MASK, 0x00000000);
5806
5807 /* Discover which interrupts are active/pending */
5808 inta = _il_rd(il, CSR_INT);
5809 inta_fh = _il_rd(il, CSR_FH_INT_STATUS);
5810
5811 /* Ignore interrupt if there's nothing in NIC to service.
5812 * This may be due to IRQ shared with another device,
5813 * or due to sporadic interrupts thrown from our NIC. */
5814 if (!inta && !inta_fh) {
5815 D_ISR("Ignore interrupt, inta == 0, inta_fh == 0\n");
5816 goto none;
5817 }
5818
5819 if (inta == 0xFFFFFFFF || (inta & 0xFFFFFFF0) == 0xa5a5a5a0) {
5820 /* Hardware disappeared. It might have already raised
5821 * an interrupt */
5822 IL_WARN("HARDWARE GONE?? INTA == 0x%08x\n", inta);
5823 goto unplugged;
5824 }
5825
5826 D_ISR("ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n", inta, inta_mask,
5827 inta_fh);
5828
5829 inta &= ~CSR_INT_BIT_SCD;
5830
5831 /* il_irq_tasklet() will service interrupts and re-enable them */
5832 if (likely(inta || inta_fh))
5833 tasklet_schedule(&il->irq_tasklet);
5834
5835 unplugged:
5836 spin_unlock_irqrestore(&il->lock, flags);
5837 return IRQ_HANDLED;
5838
5839 none:
5840 /* re-enable interrupts here since we don't have anything to service. */
5841 /* only Re-enable if disabled by irq */
5842 if (test_bit(S_INT_ENABLED, &il->status))
5843 il_enable_interrupts(il);
5844 spin_unlock_irqrestore(&il->lock, flags);
5845 return IRQ_NONE;
5846 }
5847 EXPORT_SYMBOL(il_isr);
5848
5849 /*
5850 * il_tx_cmd_protection: Set rts/cts. 3945 and 4965 only share this
5851 * function.
5852 */
5853 void
5854 il_tx_cmd_protection(struct il_priv *il, struct ieee80211_tx_info *info,
5855 __le16 fc, __le32 *tx_flags)
5856 {
5857 if (info->control.rates[0].flags & IEEE80211_TX_RC_USE_RTS_CTS) {
5858 *tx_flags |= TX_CMD_FLG_RTS_MSK;
5859 *tx_flags &= ~TX_CMD_FLG_CTS_MSK;
5860 *tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
5861
5862 if (!ieee80211_is_mgmt(fc))
5863 return;
5864
5865 switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
5866 case cpu_to_le16(IEEE80211_STYPE_AUTH):
5867 case cpu_to_le16(IEEE80211_STYPE_DEAUTH):
5868 case cpu_to_le16(IEEE80211_STYPE_ASSOC_REQ):
5869 case cpu_to_le16(IEEE80211_STYPE_REASSOC_REQ):
5870 *tx_flags &= ~TX_CMD_FLG_RTS_MSK;
5871 *tx_flags |= TX_CMD_FLG_CTS_MSK;
5872 break;
5873 }
5874 } else if (info->control.rates[0].
5875 flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
5876 *tx_flags &= ~TX_CMD_FLG_RTS_MSK;
5877 *tx_flags |= TX_CMD_FLG_CTS_MSK;
5878 *tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
5879 }
5880 }
5881 EXPORT_SYMBOL(il_tx_cmd_protection);