?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge tag 'v3.3.7' into 3.3/master
[zen-stable.git] / drivers / net / wireless / iwlwifi / iwl-pci.c
blobfb30ea7ca96b54d43aa1bf0048d52a7c0f4df161
1 /******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
8 * Copyright(c) 2007 - 2011 Intel Corporation. All rights reserved.
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of version 2 of the GNU General Public License as
12 * published by the Free Software Foundation.
13 *
14 * This program is distributed in the hope that it will be useful, but
15 * WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
17 * General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
22 * USA
23 *
24 * The full GNU General Public License is included in this distribution
25 * in the file called LICENSE.GPL.
26 *
27 * Contact Information:
28 * Intel Linux Wireless <ilw@linux.intel.com>
29 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
30 *
31 * BSD LICENSE
32 *
33 * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved.
34 * All rights reserved.
35 *
36 * Redistribution and use in source and binary forms, with or without
37 * modification, are permitted provided that the following conditions
38 * are met:
39 *
40 * * Redistributions of source code must retain the above copyright
41 * notice, this list of conditions and the following disclaimer.
42 * * Redistributions in binary form must reproduce the above copyright
43 * notice, this list of conditions and the following disclaimer in
44 * the documentation and/or other materials provided with the
45 * distribution.
46 * * Neither the name Intel Corporation nor the names of its
47 * contributors may be used to endorse or promote products derived
48 * from this software without specific prior written permission.
49 *
50 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
51 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
52 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
53 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
54 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
55 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
56 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
57 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
58 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
59 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
60 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
61 *
62 *****************************************************************************/
63 #include <linux/module.h>
64 #include <linux/pci.h>
65 #include <linux/pci-aspm.h>
66
67 #include "iwl-bus.h"
68 #include "iwl-io.h"
69 #include "iwl-shared.h"
70 #include "iwl-trans.h"
71 #include "iwl-csr.h"
72 #include "iwl-cfg.h"
73
74 /* PCI registers */
75 #define PCI_CFG_RETRY_TIMEOUT 0x041
76 #define PCI_CFG_LINK_CTRL_VAL_L0S_EN 0x01
77 #define PCI_CFG_LINK_CTRL_VAL_L1_EN 0x02
78
79 struct iwl_pci_bus {
80 /* basic pci-network driver stuff */
81 struct pci_dev *pci_dev;
82
83 /* pci hardware address support */
84 void __iomem *hw_base;
85 };
86
87 #define IWL_BUS_GET_PCI_BUS(_iwl_bus) \
88 ((struct iwl_pci_bus *) ((_iwl_bus)->bus_specific))
89
90 #define IWL_BUS_GET_PCI_DEV(_iwl_bus) \
91 ((IWL_BUS_GET_PCI_BUS(_iwl_bus))->pci_dev)
92
93 static u16 iwl_pciexp_link_ctrl(struct iwl_bus *bus)
94 {
95 int pos;
96 u16 pci_lnk_ctl;
97
98 struct pci_dev *pci_dev = IWL_BUS_GET_PCI_DEV(bus);
99
100 pos = pci_pcie_cap(pci_dev);
101 pci_read_config_word(pci_dev, pos + PCI_EXP_LNKCTL, &pci_lnk_ctl);
102 return pci_lnk_ctl;
103 }
104
105 static bool iwl_pci_is_pm_supported(struct iwl_bus *bus)
106 {
107 u16 lctl = iwl_pciexp_link_ctrl(bus);
108
109 return !(lctl & PCI_CFG_LINK_CTRL_VAL_L0S_EN);
110 }
111
112 static void iwl_pci_apm_config(struct iwl_bus *bus)
113 {
114 /*
115 * HW bug W/A for instability in PCIe bus L0S->L1 transition.
116 * Check if BIOS (or OS) enabled L1-ASPM on this device.
117 * If so (likely), disable L0S, so device moves directly L0->L1;
118 * costs negligible amount of power savings.
119 * If not (unlikely), enable L0S, so there is at least some
120 * power savings, even without L1.
121 */
122 u16 lctl = iwl_pciexp_link_ctrl(bus);
123
124 if ((lctl & PCI_CFG_LINK_CTRL_VAL_L1_EN) ==
125 PCI_CFG_LINK_CTRL_VAL_L1_EN) {
126 /* L1-ASPM enabled; disable(!) L0S */
127 iwl_set_bit(bus, CSR_GIO_REG,
128 CSR_GIO_REG_VAL_L0S_ENABLED);
129 dev_printk(KERN_INFO, bus->dev, "L1 Enabled; Disabling L0S\n");
130 } else {
131 /* L1-ASPM disabled; enable(!) L0S */
132 iwl_clear_bit(bus, CSR_GIO_REG,
133 CSR_GIO_REG_VAL_L0S_ENABLED);
134 dev_printk(KERN_INFO, bus->dev, "L1 Disabled; Enabling L0S\n");
135 }
136 }
137
138 static void iwl_pci_get_hw_id_string(struct iwl_bus *bus, char buf[],
139 int buf_len)
140 {
141 struct pci_dev *pci_dev = IWL_BUS_GET_PCI_DEV(bus);
142
143 snprintf(buf, buf_len, "PCI ID: 0x%04X:0x%04X", pci_dev->device,
144 pci_dev->subsystem_device);
145 }
146
147 static u32 iwl_pci_get_hw_id(struct iwl_bus *bus)
148 {
149 struct pci_dev *pci_dev = IWL_BUS_GET_PCI_DEV(bus);
150
151 return (pci_dev->device << 16) + pci_dev->subsystem_device;
152 }
153
154 static void iwl_pci_write8(struct iwl_bus *bus, u32 ofs, u8 val)
155 {
156 iowrite8(val, IWL_BUS_GET_PCI_BUS(bus)->hw_base + ofs);
157 }
158
159 static void iwl_pci_write32(struct iwl_bus *bus, u32 ofs, u32 val)
160 {
161 iowrite32(val, IWL_BUS_GET_PCI_BUS(bus)->hw_base + ofs);
162 }
163
164 static u32 iwl_pci_read32(struct iwl_bus *bus, u32 ofs)
165 {
166 u32 val = ioread32(IWL_BUS_GET_PCI_BUS(bus)->hw_base + ofs);
167 return val;
168 }
169
170 static const struct iwl_bus_ops bus_ops_pci = {
171 .get_pm_support = iwl_pci_is_pm_supported,
172 .apm_config = iwl_pci_apm_config,
173 .get_hw_id_string = iwl_pci_get_hw_id_string,
174 .get_hw_id = iwl_pci_get_hw_id,
175 .write8 = iwl_pci_write8,
176 .write32 = iwl_pci_write32,
177 .read32 = iwl_pci_read32,
178 };
179
180 #define IWL_PCI_DEVICE(dev, subdev, cfg) \
181 .vendor = PCI_VENDOR_ID_INTEL, .device = (dev), \
182 .subvendor = PCI_ANY_ID, .subdevice = (subdev), \
183 .driver_data = (kernel_ulong_t)&(cfg)
184
185 /* Hardware specific file defines the PCI IDs table for that hardware module */
186 static DEFINE_PCI_DEVICE_TABLE(iwl_hw_card_ids) = {
187 {IWL_PCI_DEVICE(0x4232, 0x1201, iwl5100_agn_cfg)}, /* Mini Card */
188 {IWL_PCI_DEVICE(0x4232, 0x1301, iwl5100_agn_cfg)}, /* Half Mini Card */
189 {IWL_PCI_DEVICE(0x4232, 0x1204, iwl5100_agn_cfg)}, /* Mini Card */
190 {IWL_PCI_DEVICE(0x4232, 0x1304, iwl5100_agn_cfg)}, /* Half Mini Card */
191 {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bgn_cfg)}, /* Mini Card */
192 {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bgn_cfg)}, /* Half Mini Card */
193 {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)}, /* Mini Card */
194 {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)}, /* Half Mini Card */
195 {IWL_PCI_DEVICE(0x4232, 0x1221, iwl5100_agn_cfg)}, /* Mini Card */
196 {IWL_PCI_DEVICE(0x4232, 0x1321, iwl5100_agn_cfg)}, /* Half Mini Card */
197 {IWL_PCI_DEVICE(0x4232, 0x1224, iwl5100_agn_cfg)}, /* Mini Card */
198 {IWL_PCI_DEVICE(0x4232, 0x1324, iwl5100_agn_cfg)}, /* Half Mini Card */
199 {IWL_PCI_DEVICE(0x4232, 0x1225, iwl5100_bgn_cfg)}, /* Mini Card */
200 {IWL_PCI_DEVICE(0x4232, 0x1325, iwl5100_bgn_cfg)}, /* Half Mini Card */
201 {IWL_PCI_DEVICE(0x4232, 0x1226, iwl5100_abg_cfg)}, /* Mini Card */
202 {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)}, /* Half Mini Card */
203 {IWL_PCI_DEVICE(0x4237, 0x1211, iwl5100_agn_cfg)}, /* Mini Card */
204 {IWL_PCI_DEVICE(0x4237, 0x1311, iwl5100_agn_cfg)}, /* Half Mini Card */
205 {IWL_PCI_DEVICE(0x4237, 0x1214, iwl5100_agn_cfg)}, /* Mini Card */
206 {IWL_PCI_DEVICE(0x4237, 0x1314, iwl5100_agn_cfg)}, /* Half Mini Card */
207 {IWL_PCI_DEVICE(0x4237, 0x1215, iwl5100_bgn_cfg)}, /* Mini Card */
208 {IWL_PCI_DEVICE(0x4237, 0x1315, iwl5100_bgn_cfg)}, /* Half Mini Card */
209 {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)}, /* Mini Card */
210 {IWL_PCI_DEVICE(0x4237, 0x1316, iwl5100_abg_cfg)}, /* Half Mini Card */
211
212 /* 5300 Series WiFi */
213 {IWL_PCI_DEVICE(0x4235, 0x1021, iwl5300_agn_cfg)}, /* Mini Card */
214 {IWL_PCI_DEVICE(0x4235, 0x1121, iwl5300_agn_cfg)}, /* Half Mini Card */
215 {IWL_PCI_DEVICE(0x4235, 0x1024, iwl5300_agn_cfg)}, /* Mini Card */
216 {IWL_PCI_DEVICE(0x4235, 0x1124, iwl5300_agn_cfg)}, /* Half Mini Card */
217 {IWL_PCI_DEVICE(0x4235, 0x1001, iwl5300_agn_cfg)}, /* Mini Card */
218 {IWL_PCI_DEVICE(0x4235, 0x1101, iwl5300_agn_cfg)}, /* Half Mini Card */
219 {IWL_PCI_DEVICE(0x4235, 0x1004, iwl5300_agn_cfg)}, /* Mini Card */
220 {IWL_PCI_DEVICE(0x4235, 0x1104, iwl5300_agn_cfg)}, /* Half Mini Card */
221 {IWL_PCI_DEVICE(0x4236, 0x1011, iwl5300_agn_cfg)}, /* Mini Card */
222 {IWL_PCI_DEVICE(0x4236, 0x1111, iwl5300_agn_cfg)}, /* Half Mini Card */
223 {IWL_PCI_DEVICE(0x4236, 0x1014, iwl5300_agn_cfg)}, /* Mini Card */
224 {IWL_PCI_DEVICE(0x4236, 0x1114, iwl5300_agn_cfg)}, /* Half Mini Card */
225
226 /* 5350 Series WiFi/WiMax */
227 {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)}, /* Mini Card */
228 {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)}, /* Mini Card */
229 {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)}, /* Mini Card */
230
231 /* 5150 Series Wifi/WiMax */
232 {IWL_PCI_DEVICE(0x423C, 0x1201, iwl5150_agn_cfg)}, /* Mini Card */
233 {IWL_PCI_DEVICE(0x423C, 0x1301, iwl5150_agn_cfg)}, /* Half Mini Card */
234 {IWL_PCI_DEVICE(0x423C, 0x1206, iwl5150_abg_cfg)}, /* Mini Card */
235 {IWL_PCI_DEVICE(0x423C, 0x1306, iwl5150_abg_cfg)}, /* Half Mini Card */
236 {IWL_PCI_DEVICE(0x423C, 0x1221, iwl5150_agn_cfg)}, /* Mini Card */
237 {IWL_PCI_DEVICE(0x423C, 0x1321, iwl5150_agn_cfg)}, /* Half Mini Card */
238
239 {IWL_PCI_DEVICE(0x423D, 0x1211, iwl5150_agn_cfg)}, /* Mini Card */
240 {IWL_PCI_DEVICE(0x423D, 0x1311, iwl5150_agn_cfg)}, /* Half Mini Card */
241 {IWL_PCI_DEVICE(0x423D, 0x1216, iwl5150_abg_cfg)}, /* Mini Card */
242 {IWL_PCI_DEVICE(0x423D, 0x1316, iwl5150_abg_cfg)}, /* Half Mini Card */
243
244 /* 6x00 Series */
245 {IWL_PCI_DEVICE(0x422B, 0x1101, iwl6000_3agn_cfg)},
246 {IWL_PCI_DEVICE(0x422B, 0x1121, iwl6000_3agn_cfg)},
247 {IWL_PCI_DEVICE(0x422C, 0x1301, iwl6000i_2agn_cfg)},
248 {IWL_PCI_DEVICE(0x422C, 0x1306, iwl6000i_2abg_cfg)},
249 {IWL_PCI_DEVICE(0x422C, 0x1307, iwl6000i_2bg_cfg)},
250 {IWL_PCI_DEVICE(0x422C, 0x1321, iwl6000i_2agn_cfg)},
251 {IWL_PCI_DEVICE(0x422C, 0x1326, iwl6000i_2abg_cfg)},
252 {IWL_PCI_DEVICE(0x4238, 0x1111, iwl6000_3agn_cfg)},
253 {IWL_PCI_DEVICE(0x4239, 0x1311, iwl6000i_2agn_cfg)},
254 {IWL_PCI_DEVICE(0x4239, 0x1316, iwl6000i_2abg_cfg)},
255
256 /* 6x05 Series */
257 {IWL_PCI_DEVICE(0x0082, 0x1301, iwl6005_2agn_cfg)},
258 {IWL_PCI_DEVICE(0x0082, 0x1306, iwl6005_2abg_cfg)},
259 {IWL_PCI_DEVICE(0x0082, 0x1307, iwl6005_2bg_cfg)},
260 {IWL_PCI_DEVICE(0x0082, 0x1321, iwl6005_2agn_cfg)},
261 {IWL_PCI_DEVICE(0x0082, 0x1326, iwl6005_2abg_cfg)},
262 {IWL_PCI_DEVICE(0x0085, 0x1311, iwl6005_2agn_cfg)},
263 {IWL_PCI_DEVICE(0x0085, 0x1316, iwl6005_2abg_cfg)},
264 {IWL_PCI_DEVICE(0x0082, 0xC020, iwl6005_2agn_sff_cfg)},
265 {IWL_PCI_DEVICE(0x0085, 0xC220, iwl6005_2agn_sff_cfg)},
266 {IWL_PCI_DEVICE(0x0082, 0x1341, iwl6005_2agn_d_cfg)},
267 {IWL_PCI_DEVICE(0x0082, 0x1304, iwl6005_2agn_cfg)},/* low 5GHz active */
268 {IWL_PCI_DEVICE(0x0082, 0x1305, iwl6005_2agn_cfg)},/* high 5GHz active */
269
270 /* 6x30 Series */
271 {IWL_PCI_DEVICE(0x008A, 0x5305, iwl1030_bgn_cfg)},
272 {IWL_PCI_DEVICE(0x008A, 0x5307, iwl1030_bg_cfg)},
273 {IWL_PCI_DEVICE(0x008A, 0x5325, iwl1030_bgn_cfg)},
274 {IWL_PCI_DEVICE(0x008A, 0x5327, iwl1030_bg_cfg)},
275 {IWL_PCI_DEVICE(0x008B, 0x5315, iwl1030_bgn_cfg)},
276 {IWL_PCI_DEVICE(0x008B, 0x5317, iwl1030_bg_cfg)},
277 {IWL_PCI_DEVICE(0x0090, 0x5211, iwl6030_2agn_cfg)},
278 {IWL_PCI_DEVICE(0x0090, 0x5215, iwl6030_2bgn_cfg)},
279 {IWL_PCI_DEVICE(0x0090, 0x5216, iwl6030_2abg_cfg)},
280 {IWL_PCI_DEVICE(0x0091, 0x5201, iwl6030_2agn_cfg)},
281 {IWL_PCI_DEVICE(0x0091, 0x5205, iwl6030_2bgn_cfg)},
282 {IWL_PCI_DEVICE(0x0091, 0x5206, iwl6030_2abg_cfg)},
283 {IWL_PCI_DEVICE(0x0091, 0x5207, iwl6030_2bg_cfg)},
284 {IWL_PCI_DEVICE(0x0091, 0x5221, iwl6030_2agn_cfg)},
285 {IWL_PCI_DEVICE(0x0091, 0x5225, iwl6030_2bgn_cfg)},
286 {IWL_PCI_DEVICE(0x0091, 0x5226, iwl6030_2abg_cfg)},
287
288 /* 6x50 WiFi/WiMax Series */
289 {IWL_PCI_DEVICE(0x0087, 0x1301, iwl6050_2agn_cfg)},
290 {IWL_PCI_DEVICE(0x0087, 0x1306, iwl6050_2abg_cfg)},
291 {IWL_PCI_DEVICE(0x0087, 0x1321, iwl6050_2agn_cfg)},
292 {IWL_PCI_DEVICE(0x0087, 0x1326, iwl6050_2abg_cfg)},
293 {IWL_PCI_DEVICE(0x0089, 0x1311, iwl6050_2agn_cfg)},
294 {IWL_PCI_DEVICE(0x0089, 0x1316, iwl6050_2abg_cfg)},
295
296 /* 6150 WiFi/WiMax Series */
297 {IWL_PCI_DEVICE(0x0885, 0x1305, iwl6150_bgn_cfg)},
298 {IWL_PCI_DEVICE(0x0885, 0x1307, iwl6150_bg_cfg)},
299 {IWL_PCI_DEVICE(0x0885, 0x1325, iwl6150_bgn_cfg)},
300 {IWL_PCI_DEVICE(0x0885, 0x1327, iwl6150_bg_cfg)},
301 {IWL_PCI_DEVICE(0x0886, 0x1315, iwl6150_bgn_cfg)},
302 {IWL_PCI_DEVICE(0x0886, 0x1317, iwl6150_bg_cfg)},
303
304 /* 1000 Series WiFi */
305 {IWL_PCI_DEVICE(0x0083, 0x1205, iwl1000_bgn_cfg)},
306 {IWL_PCI_DEVICE(0x0083, 0x1305, iwl1000_bgn_cfg)},
307 {IWL_PCI_DEVICE(0x0083, 0x1225, iwl1000_bgn_cfg)},
308 {IWL_PCI_DEVICE(0x0083, 0x1325, iwl1000_bgn_cfg)},
309 {IWL_PCI_DEVICE(0x0084, 0x1215, iwl1000_bgn_cfg)},
310 {IWL_PCI_DEVICE(0x0084, 0x1315, iwl1000_bgn_cfg)},
311 {IWL_PCI_DEVICE(0x0083, 0x1206, iwl1000_bg_cfg)},
312 {IWL_PCI_DEVICE(0x0083, 0x1306, iwl1000_bg_cfg)},
313 {IWL_PCI_DEVICE(0x0083, 0x1226, iwl1000_bg_cfg)},
314 {IWL_PCI_DEVICE(0x0083, 0x1326, iwl1000_bg_cfg)},
315 {IWL_PCI_DEVICE(0x0084, 0x1216, iwl1000_bg_cfg)},
316 {IWL_PCI_DEVICE(0x0084, 0x1316, iwl1000_bg_cfg)},
317
318 /* 100 Series WiFi */
319 {IWL_PCI_DEVICE(0x08AE, 0x1005, iwl100_bgn_cfg)},
320 {IWL_PCI_DEVICE(0x08AE, 0x1007, iwl100_bg_cfg)},
321 {IWL_PCI_DEVICE(0x08AF, 0x1015, iwl100_bgn_cfg)},
322 {IWL_PCI_DEVICE(0x08AF, 0x1017, iwl100_bg_cfg)},
323 {IWL_PCI_DEVICE(0x08AE, 0x1025, iwl100_bgn_cfg)},
324 {IWL_PCI_DEVICE(0x08AE, 0x1027, iwl100_bg_cfg)},
325
326 /* 130 Series WiFi */
327 {IWL_PCI_DEVICE(0x0896, 0x5005, iwl130_bgn_cfg)},
328 {IWL_PCI_DEVICE(0x0896, 0x5007, iwl130_bg_cfg)},
329 {IWL_PCI_DEVICE(0x0897, 0x5015, iwl130_bgn_cfg)},
330 {IWL_PCI_DEVICE(0x0897, 0x5017, iwl130_bg_cfg)},
331 {IWL_PCI_DEVICE(0x0896, 0x5025, iwl130_bgn_cfg)},
332 {IWL_PCI_DEVICE(0x0896, 0x5027, iwl130_bg_cfg)},
333
334 /* 2x00 Series */
335 {IWL_PCI_DEVICE(0x0890, 0x4022, iwl2000_2bgn_cfg)},
336 {IWL_PCI_DEVICE(0x0891, 0x4222, iwl2000_2bgn_cfg)},
337 {IWL_PCI_DEVICE(0x0890, 0x4422, iwl2000_2bgn_cfg)},
338 {IWL_PCI_DEVICE(0x0890, 0x4822, iwl2000_2bgn_d_cfg)},
339
340 /* 2x30 Series */
341 {IWL_PCI_DEVICE(0x0887, 0x4062, iwl2030_2bgn_cfg)},
342 {IWL_PCI_DEVICE(0x0888, 0x4262, iwl2030_2bgn_cfg)},
343 {IWL_PCI_DEVICE(0x0887, 0x4462, iwl2030_2bgn_cfg)},
344
345 /* 6x35 Series */
346 {IWL_PCI_DEVICE(0x088E, 0x4060, iwl6035_2agn_cfg)},
347 {IWL_PCI_DEVICE(0x088F, 0x4260, iwl6035_2agn_cfg)},
348 {IWL_PCI_DEVICE(0x088E, 0x4460, iwl6035_2agn_cfg)},
349
350 /* 105 Series */
351 {IWL_PCI_DEVICE(0x0894, 0x0022, iwl105_bgn_cfg)},
352 {IWL_PCI_DEVICE(0x0895, 0x0222, iwl105_bgn_cfg)},
353 {IWL_PCI_DEVICE(0x0894, 0x0422, iwl105_bgn_cfg)},
354 {IWL_PCI_DEVICE(0x0894, 0x0822, iwl105_bgn_d_cfg)},
355
356 /* 135 Series */
357 {IWL_PCI_DEVICE(0x0892, 0x0062, iwl135_bgn_cfg)},
358 {IWL_PCI_DEVICE(0x0893, 0x0262, iwl135_bgn_cfg)},
359 {IWL_PCI_DEVICE(0x0892, 0x0462, iwl135_bgn_cfg)},
360
361 {0}
362 };
363 MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
364
365 static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
366 {
367 struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
368 struct iwl_bus *bus;
369 struct iwl_pci_bus *pci_bus;
370 u16 pci_cmd;
371 int err;
372
373 bus = kzalloc(sizeof(*bus) + sizeof(*pci_bus), GFP_KERNEL);
374 if (!bus) {
375 dev_printk(KERN_ERR, &pdev->dev,
376 "Couldn't allocate iwl_pci_bus");
377 err = -ENOMEM;
378 goto out_no_pci;
379 }
380
381 pci_bus = IWL_BUS_GET_PCI_BUS(bus);
382 pci_bus->pci_dev = pdev;
383
384 pci_set_drvdata(pdev, bus);
385
386 /* W/A - seems to solve weird behavior. We need to remove this if we
387 * don't want to stay in L1 all the time. This wastes a lot of power */
388 pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
389 PCIE_LINK_STATE_CLKPM);
390
391 if (pci_enable_device(pdev)) {
392 err = -ENODEV;
393 goto out_no_pci;
394 }
395
396 pci_set_master(pdev);
397
398 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
399 if (!err)
400 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
401 if (err) {
402 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
403 if (!err)
404 err = pci_set_consistent_dma_mask(pdev,
405 DMA_BIT_MASK(32));
406 /* both attempts failed: */
407 if (err) {
408 dev_printk(KERN_ERR, bus->dev,
409 "No suitable DMA available.\n");
410 goto out_pci_disable_device;
411 }
412 }
413
414 err = pci_request_regions(pdev, DRV_NAME);
415 if (err) {
416 dev_printk(KERN_ERR, bus->dev, "pci_request_regions failed");
417 goto out_pci_disable_device;
418 }
419
420 pci_bus->hw_base = pci_iomap(pdev, 0, 0);
421 if (!pci_bus->hw_base) {
422 dev_printk(KERN_ERR, bus->dev, "pci_iomap failed");
423 err = -ENODEV;
424 goto out_pci_release_regions;
425 }
426
427 dev_printk(KERN_INFO, &pdev->dev,
428 "pci_resource_len = 0x%08llx\n",
429 (unsigned long long) pci_resource_len(pdev, 0));
430 dev_printk(KERN_INFO, &pdev->dev,
431 "pci_resource_base = %p\n", pci_bus->hw_base);
432
433 dev_printk(KERN_INFO, &pdev->dev,
434 "HW Revision ID = 0x%X\n", pdev->revision);
435
436 /* We disable the RETRY_TIMEOUT register (0x41) to keep
437 * PCI Tx retries from interfering with C3 CPU state */
438 pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
439
440 err = pci_enable_msi(pdev);
441 if (err)
442 dev_printk(KERN_ERR, &pdev->dev,
443 "pci_enable_msi failed(0X%x)", err);
444
445 /* TODO: Move this away, not needed if not MSI */
446 /* enable rfkill interrupt: hw bug w/a */
447 pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
448 if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
449 pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
450 pci_write_config_word(pdev, PCI_COMMAND, pci_cmd);
451 }
452
453 bus->dev = &pdev->dev;
454 bus->irq = pdev->irq;
455 bus->ops = &bus_ops_pci;
456
457 err = iwl_probe(bus, &trans_ops_pcie, cfg);
458 if (err)
459 goto out_disable_msi;
460 return 0;
461
462 out_disable_msi:
463 pci_disable_msi(pdev);
464 pci_iounmap(pdev, pci_bus->hw_base);
465 out_pci_release_regions:
466 pci_set_drvdata(pdev, NULL);
467 pci_release_regions(pdev);
468 out_pci_disable_device:
469 pci_disable_device(pdev);
470 out_no_pci:
471 kfree(bus);
472 return err;
473 }
474
475 static void __devexit iwl_pci_remove(struct pci_dev *pdev)
476 {
477 struct iwl_bus *bus = pci_get_drvdata(pdev);
478 struct iwl_pci_bus *pci_bus = IWL_BUS_GET_PCI_BUS(bus);
479 struct pci_dev *pci_dev = IWL_BUS_GET_PCI_DEV(bus);
480 struct iwl_shared *shrd = bus->shrd;
481
482 iwl_remove(shrd->priv);
483
484 pci_disable_msi(pci_dev);
485 pci_iounmap(pci_dev, pci_bus->hw_base);
486 pci_release_regions(pci_dev);
487 pci_disable_device(pci_dev);
488 pci_set_drvdata(pci_dev, NULL);
489
490 kfree(bus);
491 }
492
493 #ifdef CONFIG_PM_SLEEP
494
495 static int iwl_pci_suspend(struct device *device)
496 {
497 struct pci_dev *pdev = to_pci_dev(device);
498 struct iwl_bus *bus = pci_get_drvdata(pdev);
499 struct iwl_shared *shrd = bus->shrd;
500
501 /* Before you put code here, think about WoWLAN. You cannot check here
502 * whether WoWLAN is enabled or not, and your code will run even if
503 * WoWLAN is enabled - don't kill the NIC, someone may need it in Sx.
504 */
505
506 return iwl_trans_suspend(shrd->trans);
507 }
508
509 static int iwl_pci_resume(struct device *device)
510 {
511 struct pci_dev *pdev = to_pci_dev(device);
512 struct iwl_bus *bus = pci_get_drvdata(pdev);
513 struct iwl_shared *shrd = bus->shrd;
514
515 /* Before you put code here, think about WoWLAN. You cannot check here
516 * whether WoWLAN is enabled or not, and your code will run even if
517 * WoWLAN is enabled - the NIC may be alive.
518 */
519
520 /*
521 * We disable the RETRY_TIMEOUT register (0x41) to keep
522 * PCI Tx retries from interfering with C3 CPU state.
523 */
524 pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
525
526 return iwl_trans_resume(shrd->trans);
527 }
528
529 static SIMPLE_DEV_PM_OPS(iwl_dev_pm_ops, iwl_pci_suspend, iwl_pci_resume);
530
531 #define IWL_PM_OPS (&iwl_dev_pm_ops)
532
533 #else
534
535 #define IWL_PM_OPS NULL
536
537 #endif
538
539 static struct pci_driver iwl_pci_driver = {
540 .name = DRV_NAME,
541 .id_table = iwl_hw_card_ids,
542 .probe = iwl_pci_probe,
543 .remove = __devexit_p(iwl_pci_remove),
544 .driver.pm = IWL_PM_OPS,
545 };
546
547 int __must_check iwl_pci_register_driver(void)
548 {
549 int ret;
550 ret = pci_register_driver(&iwl_pci_driver);
551 if (ret)
552 pr_err("Unable to initialize PCI module\n");
553
554 return ret;
555 }
556
557 void iwl_pci_unregister_driver(void)
558 {
559 pci_unregister_driver(&iwl_pci_driver);
560 }