repo.or.cz
/
coreboot2.git
/
blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
blame
|
history
|
raw
|
HEAD
mb/google/nissa/var/rull: add ssd timing and modify ssd GPIO pins of rtd3
[coreboot2.git]
/
Documentation
/
mainboard
/
emulation
/
qemu-riscv.md
blob
9ccc1b7265a18bed7fedd4ef53db00ed7259d741
1
# QEMU RISC-V emulator
2
3
## Building coreboot and running it in QEMU
4
5
- Configure coreboot and run `make` as usual
6
7
Run QEMU
8
```
9
qemu-system-riscv64 -M virt -m 1G -nographic -bios build/coreboot.rom \
10
-drive if=pflash,file=./build/coreboot.rom,format=raw
11
```