repo.or.cz
/
coreboot2.git
/
blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
blame
|
history
|
raw
|
HEAD
mb/google/nissa/var/rull: add ssd timing and modify ssd GPIO pins of rtd3
[coreboot2.git]
/
src
/
mainboard
/
amd
/
chausie
/
bootblock.c
blob
1ca5617814a9d2d66013470d519b04d0af81d5e7
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include <bootblock_common.h>
4
#include <soc/espi.h>
5
#include
"ec.h"
6
#include
"gpio.h"
7
8
void
bootblock_mainboard_early_init
(
void
)
9
{
10
mainboard_program_early_gpios
();
11
12
espi_switch_to_spi1_pads
();
13
}
14
15
void
bootblock_mainboard_init
(
void
)
16
{
17
chausie_ec_init
();
18
}