?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
mb/google/nissa/var/rull: add ssd timing and modify ssd GPIO pins of rtd3
[coreboot2.git] / src / mainboard / bytedance / bd_egs / board_info.txt
blob53d712378c6078d197cff3120cd2b498b9f57b0f
1 Vendor name: ByteDance
2 Board name: bd_egs
3 Category: eval
4 ROM protocol: SPI
5 ROM socketed: y
6 Flashrom support: y
coreboot repo mirror