repo.or.cz
/
coreboot2.git
/
blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
blame
|
history
|
raw
|
HEAD
mb/google/nissa/var/rull: add ssd timing and modify ssd GPIO pins of rtd3
[coreboot2.git]
/
src
/
mainboard
/
google
/
geralt
/
devicetree.cb
blob
a03c8ef2090405a2c485791aa964ee3aa1a9576b
1
## SPDX
-
License
-
Identifier
:
GPL
-
2.0
-
only
2
3
fw_config
4
field AUDIO_AMP
28 29
5
option AMP_MAX98390
0
6
option AMP_TAS2563
1
7
end
8
end
9
10
chip soc
/
mediatek
/
mt8188
11
device cpu_cluster
0
on
end
12
end