repo.or.cz
/
coreboot2.git
/
blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
blame
|
history
|
raw
|
HEAD
mb/google/nissa/var/rull: add ssd timing and modify ssd GPIO pins of rtd3
[coreboot2.git]
/
src
/
mainboard
/
google
/
nyan_blaze
/
pmic.h
blob
359ea5ae7c07a6a9a39fcb5ebf02024836973101
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef __MAINBOARD_GOOGLE_NYAN_BLAZE_PMIC_H__
4
#define __MAINBOARD_GOOGLE_NYAN_BLAZE_PMIC_H__
5
6
enum
{
7
AS3722_SDO0
=
0
,
8
AS3722_SDO1
,
9
AS3722_SDO2
,
10
AS3722_SDO3
,
11
AS3722_SDO4
,
12
AS3722_SDO5
,
13
AS3722_SDO6
,
14
15
AS3722_LDO0
=
0x10
,
16
AS3722_LDO1
,
17
AS3722_LDO2
,
18
AS3722_LDO3
,
19
AS3722_LDO4
,
20
AS3722_LDO5
,
21
AS3722_LDO6
,
22
AS3722_LDO7
,
23
24
AS3722_LDO9
=
0x19
,
25
AS3722_LDO10
,
26
AS3722_LDO11
,
27
};
28
29
void
pmic_init
(
unsigned int
bus
);
30
31
#endif
/* __MAINBOARD_GOOGLE_NYAN_BLAZE_PMIC_H__ */