?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
mb/google/nissa/var/rull: add ssd timing and modify ssd GPIO pins of rtd3
[coreboot2.git] / src / mainboard / siemens / chili / board_info.txt
blobcb5b42833124917c06352b6e35b06e362349aa9a
1 Vendor name: Siemens
2 Category: eval
3 ROM protocol: SPI
4 ROM socketed: n
5 Flashrom support: n
coreboot repo mirror