mb/google/nissa/var/rull: add ssd timing and modify ssd GPIO pins of rtd3
[coreboot2.git] / src / mainboard / supermicro / x10slm-f / cmos.layout
blob38ba87aa452fcde2519187e63fb593e23bdc2a45
1 ## SPDX-License-Identifier: GPL-2.0-only
3 # -----------------------------------------------------------------
4 entries
6 # -----------------------------------------------------------------
7 0       120     r       0       reserved_memory
9 # -----------------------------------------------------------------
10 # RTC_BOOT_BYTE (coreboot hardcoded)
11 384     1       e       3       boot_option
12 388     4       h       0       reboot_counter
14 # -----------------------------------------------------------------
15 # coreboot config options: console
16 395     4       e       4       debug_level
18 #400    8       r       0       reserved for century byte
20 # coreboot config options: southbridge
21 408     1       e       1       nmi
22 409     2       e       5       power_on_after_fail
24 # coreboot config options: mainboard
25 416     1       e       1       hide_ast2400
27 # coreboot config options: check sums
28 984     16      h       0       check_sum
30 # -----------------------------------------------------------------
32 enumerations
34 #ID     value   text
35 1       0       Disable
36 1       1       Enable
38 2       0       Enable
39 2       1       Disable
41 3       0       Fallback
42 3       1       Normal
44 4       0       Emergency
45 4       1       Alert
46 4       2       Critical
47 4       3       Error
48 4       4       Warning
49 4       5       Notice
50 4       6       Info
51 4       7       Debug
52 4       8       Spew
54 5       0       Disable
55 5       1       Enable
56 5       2       Keep
58 # -----------------------------------------------------------------
59 checksums
61 checksum 392 423 984