repo.or.cz
/
coreboot2.git
/
blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
blame
|
history
|
raw
|
HEAD
mb/google/nissa/var/rull: add ssd timing and modify ssd GPIO pins of rtd3
[coreboot2.git]
/
src
/
northbridge
/
intel
/
common
/
Kconfig.common
blob
4f231be3143cd40aabb43e4d61de121bdc2fc607
1
# SPDX-License-Identifier: GPL-2.0-only
2
3
config NORTHBRIDGE_INTEL_COMMON
4
bool
5
6
if NORTHBRIDGE_INTEL_COMMON
7
8
config FIXED_DMIBAR_MMIO_BASE
9
hex
10
11
config FIXED_EPBAR_MMIO_BASE
12
hex
13
14
config FIXED_MCHBAR_MMIO_BASE
15
hex
16
17
endif # NORTHBRIDGE_INTEL_COMMON