repo.or.cz
/
coreboot2.git
/
blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
blame
|
history
|
raw
|
HEAD
mb/google/nissa/var/rull: add ssd timing and modify ssd GPIO pins of rtd3
[coreboot2.git]
/
src
/
southbridge
/
intel
/
i82801gx
/
acpi
/
ac97.asl
blob
824e36da40e261437ce81f2416b63fe832bb7c44
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
/* Intel i82801G AC'97 Audio and Modem */
4
5
// Intel AC'97 Audio 0:1e.2
6
7
Device (AUD0)
8
{
9
Name (_ADR, 0x001e0002)
10
}
11
12
// Intel AC'97 Modem 0:1e.3
13
14
Device (MODM)
15
{
16
Name (_ADR, 0x001e0003)
17
18
Name (_PRW, Package(){ 5, 4 })
19
}