?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
mb/google/nissa/var/rull: add ssd timing and modify ssd GPIO pins of rtd3
[coreboot2.git] / src / southbridge / ti / pci7420 / Kconfig
blob312fea89d08a96c2464bb9ddc28de8bd1af104c5
1 # SPDX-License-Identifier: GPL-2.0-only
2
3 config SOUTHBRIDGE_TI_PCI7420
4         bool
coreboot repo mirror