?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
history | HEAD | snapshot (tar.gz zip)
soc/intel/common/block/itss: Route PCI INT pin to PIRQ using PIR
[coreboot2.git] / spd / lp4x / 
tree265c7208524cb45c55cba8b25c52314999c35fe4
drwxr-xr-x   ..
-rw-r--r-- 12389 memory_parts.json blob | blame | history | raw
-rw-r--r-- 118 platforms_manifest.generated.txt blob | blame | history | raw
drwxr-xr-x - set-0 tree | history
drwxr-xr-x - set-1 tree | history
coreboot repo mirror