arch/c6x/boot/dts/tms320c6678.dtsi

   1 // SPDX-License-Identifier: GPL-2.0
   2
   3 / {
   4         #address-cells = <1>;
   5         #size-cells = <1>;
   6
   7         cpus {
   8                 #address-cells = <1>;
   9                 #size-cells = <0>;
  10
  11                 cpu@0 {
  12                         device_type = "cpu";
  13                         reg = <0>;
  14                         model = "ti,c66x";
  15                 };
  16                 cpu@1 {
  17                         device_type = "cpu";
  18                         reg = <1>;
  19                         model = "ti,c66x";
  20                 };
  21                 cpu@2 {
  22                         device_type = "cpu";
  23                         reg = <2>;
  24                         model = "ti,c66x";
  25                 };
  26                 cpu@3 {
  27                         device_type = "cpu";
  28                         reg = <3>;
  29                         model = "ti,c66x";
  30                 };
  31                 cpu@4 {
  32                         device_type = "cpu";
  33                         reg = <4>;
  34                         model = "ti,c66x";
  35                 };
  36                 cpu@5 {
  37                         device_type = "cpu";
  38                         reg = <5>;
  39                         model = "ti,c66x";
  40                 };
  41                 cpu@6 {
  42                         device_type = "cpu";
  43                         reg = <6>;
  44                         model = "ti,c66x";
  45                 };
  46                 cpu@7 {
  47                         device_type = "cpu";
  48                         reg = <7>;
  49                         model = "ti,c66x";
  50                 };
  51         };
  52
  53         soc {
  54                 compatible = "simple-bus";
  55                 model = "tms320c6678";
  56                 #address-cells = <1>;
  57                 #size-cells = <1>;
  58                 ranges;
  59
  60                 core_pic: interrupt-controller {
  61                         compatible = "ti,c64x+core-pic";
  62                         interrupt-controller;
  63                         #interrupt-cells = <1>;
  64                 };
  65
  66                 megamod_pic: interrupt-controller@1800000 {
  67                        compatible = "ti,c64x+megamod-pic";
  68                        interrupt-controller;
  69                        #interrupt-cells = <1>;
  70                        reg = <0x1800000 0x1000>;
  71                        interrupt-parent = <&core_pic>;
  72                 };
  73
  74                 cache-controller@1840000 {
  75                         compatible = "ti,c64x+cache";
  76                         reg = <0x01840000 0x8400>;
  77                 };
  78
  79                 timer8: timer@2280000 {
  80                         compatible = "ti,c64x+timer64";
  81                         ti,core-mask = < 0x01 >;
  82                         reg = <0x2280000 0x40>;
  83                 };
  84
  85                 timer9: timer@2290000 {
  86                         compatible = "ti,c64x+timer64";
  87                         ti,core-mask = < 0x02 >;
  88                         reg = <0x2290000 0x40>;
  89                 };
  90
  91                 timer10: timer@22A0000 {
  92                         compatible = "ti,c64x+timer64";
  93                         ti,core-mask = < 0x04 >;
  94                         reg = <0x22A0000 0x40>;
  95                 };
  96
  97                 timer11: timer@22B0000 {
  98                         compatible = "ti,c64x+timer64";
  99                         ti,core-mask = < 0x08 >;
 100                         reg = <0x22B0000 0x40>;
 101                 };
 102
 103                 timer12: timer@22C0000 {
 104                         compatible = "ti,c64x+timer64";
 105                         ti,core-mask = < 0x10 >;
 106                         reg = <0x22C0000 0x40>;
 107                 };
 108
 109                 timer13: timer@22D0000 {
 110                         compatible = "ti,c64x+timer64";
 111                         ti,core-mask = < 0x20 >;
 112                         reg = <0x22D0000 0x40>;
 113                 };
 114
 115                 timer14: timer@22E0000 {
 116                         compatible = "ti,c64x+timer64";
 117                         ti,core-mask = < 0x40 >;
 118                         reg = <0x22E0000 0x40>;
 119                 };
 120
 121                 timer15: timer@22F0000 {
 122                         compatible = "ti,c64x+timer64";
 123                         ti,core-mask = < 0x80 >;
 124                         reg = <0x22F0000 0x40>;
 125                 };
 126
 127                 clock-controller@2310000 {
 128                         compatible = "ti,c6678-pll", "ti,c64x+pll";
 129                         reg = <0x02310000 0x200>;
 130                         ti,c64x+pll-bypass-delay = <200>;
 131                         ti,c64x+pll-reset-delay = <12000>;
 132                         ti,c64x+pll-lock-delay = <80000>;
 133                 };
 134
 135                 device-state-controller@2620000 {
 136                         compatible = "ti,c64x+dscr";
 137                         reg = <0x02620000 0x1000>;
 138
 139                         ti,dscr-devstat = <0x20>;
 140                         ti,dscr-silicon-rev = <0x18 28 0xf>;
 141
 142                         ti,dscr-mac-fuse-regs = <0x110 1 2 3 4
 143                                                  0x114 5 6 0 0>;
 144
 145                 };
 146         };
 147 };