[MIParser] Set RegClassOrRegBank during instruction parsing

[llvm-complete.git] / test / TableGen / IntBitInit.td

// RUN: llvm-tblgen %s

def {
  bit A = 1;
  int B = A;
}