repo.or.cz
/
llvm-complete.git
/
blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
blame
|
history
|
raw
|
HEAD
[MIParser] Set RegClassOrRegBank during instruction parsing
[llvm-complete.git]
/
test
/
TableGen
/
isa.td
blob
cfaacb03b71aae64537a33073bfd28c0b06a7ac0
1
// RUN: llvm-tblgen %s | FileCheck %s
2
// XFAIL: vg_leak
3
4
// CHECK: --- Defs ---
5
6
// CHECK: def X0 {
7
// CHECK: int ret = 0;
8
// CHECK: }
9
10
// CHECK: def X1 {
11
// CHECK: int ret = 1;
12
// CHECK: }
13
14
// CHECK: def Y0 {
15
// CHECK: int ret = 0;
16
// CHECK: }
17
18
// CHECK: def Y1 {
19
// CHECK: int ret = 11;
20
// CHECK: }
21
22
class A<int dummy>;
23
class B<int num> : A<num> {
24
int Num = num;
25
}
26
27
class X<A a> {
28
int ret = !isa<B>(a);
29
}
30
31
class Y<A a> {
32
int ret = !if(!isa<B>(a), !cast<B>(a).Num, 0);
33
}
34
35
def X0 : X<A<0>>;
36
def X1 : X<B<0>>;
37
38
def Y0 : Y<A<10>>;
39
def Y1 : Y<B<11>>;