repo.or.cz
/
llvm-core.git
/
tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
history
|
HEAD
|
snapshot (
tar.gz
zip
)
[PowerPC] Do not emit record-form rotates when record-form andi/andis suffices
[llvm-core.git]
/
lib
/
Target
/
RISCV
/
tree
2816de068ac36eb6b1856a10260ff1e51169ad2b
drwxr-xr-x
..
drwxr-xr-x
-
AsmParser
tree
|
history
-rw-r--r--
1118
CMakeLists.txt
blob
|
blame
|
history
|
raw
drwxr-xr-x
-
Disassembler
tree
|
history
drwxr-xr-x
-
InstPrinter
tree
|
history
-rw-r--r--
1021
LLVMBuild.txt
blob
|
blame
|
history
|
raw
drwxr-xr-x
-
MCTargetDesc
tree
|
history
-rw-r--r--
1285
RISCV.h
blob
|
blame
|
history
|
raw
-rw-r--r--
3670
RISCV.td
blob
|
blame
|
history
|
raw
-rw-r--r--
4898
RISCVAsmPrinter.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
2031
RISCVCallingConv.td
blob
|
blame
|
history
|
raw
-rw-r--r--
11428
RISCVFrameLowering.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
2197
RISCVFrameLowering.h
blob
|
blame
|
history
|
raw
-rw-r--r--
8702
RISCVISelDAGToDAG.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
61060
RISCVISelLowering.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
4979
RISCVISelLowering.h
blob
|
blame
|
history
|
raw
-rw-r--r--
9060
RISCVInstrFormats.td
blob
|
blame
|
history
|
raw
-rw-r--r--
4712
RISCVInstrFormatsC.td
blob
|
blame
|
history
|
raw
-rw-r--r--
14680
RISCVInstrInfo.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
3382
RISCVInstrInfo.h
blob
|
blame
|
history
|
raw
-rw-r--r--
32280
RISCVInstrInfo.td
blob
|
blame
|
history
|
raw
-rw-r--r--
4827
RISCVInstrInfoA.td
blob
|
blame
|
history
|
raw
-rw-r--r--
25819
RISCVInstrInfoC.td
blob
|
blame
|
history
|
raw
-rw-r--r--
11107
RISCVInstrInfoD.td
blob
|
blame
|
history
|
raw
-rw-r--r--
12640
RISCVInstrInfoF.td
blob
|
blame
|
history
|
raw
-rw-r--r--
2027
RISCVInstrInfoM.td
blob
|
blame
|
history
|
raw
-rw-r--r--
3558
RISCVMCInstLower.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
1900
RISCVMachineFunctionInfo.h
blob
|
blame
|
history
|
raw
-rw-r--r--
11299
RISCVMergeBaseOffset.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
4611
RISCVRegisterInfo.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
1820
RISCVRegisterInfo.h
blob
|
blame
|
history
|
raw
-rw-r--r--
9618
RISCVRegisterInfo.td
blob
|
blame
|
history
|
raw
-rw-r--r--
1686
RISCVSubtarget.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
3034
RISCVSubtarget.h
blob
|
blame
|
history
|
raw
-rw-r--r--
3352
RISCVTargetMachine.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
1500
RISCVTargetMachine.h
blob
|
blame
|
history
|
raw
-rw-r--r--
652
RISCVTargetObjectFile.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
777
RISCVTargetObjectFile.h
blob
|
blame
|
history
|
raw
drwxr-xr-x
-
TargetInfo
tree
|
history