?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
snapshot (tar.gz zip)
See OR1200_MAC_SHIFTBY in or1200_defines.v for explanation of the change. Since now... master
tree62a72be7d8d6bbf21e159d11336d1aa9b96578d2
drwxr-xr-x - bench tree | history
drwxr-xr-x - doc tree | history
drwxr-xr-x - lib tree | history
drwxr-xr-x - lint tree | history
drwxr-xr-x - rtl tree | history
drwxr-xr-x - sim tree | history
drwxr-xr-x - syn tree | history
32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities