?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
history | HEAD | snapshot (tar.gz zip)
See OR1200_MAC_SHIFTBY in or1200_defines.v for explanation of the change. Since now... master
[or1200.git] / rtl / 
tree39c42e97e469cfa1466256758b2d0d40814923f4
drwxr-xr-x   ..
drwxr-xr-x - verilog tree | history
32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities