?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
history | HEAD | snapshot (tar.gz zip)
Fixed module name when compiling with OR1200_XILINX_RAM32X1D
[or1200.git] / syn / 
tree3addf85d5c939892689e17ebf0e51be7890252fe
drwxr-xr-x   ..
drwxr-xr-x - gate tree | history
drwxr-xr-x - logs tree | history
drwxr-xr-x - scr tree | history
32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities