?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
history | HEAD | snapshot (tar.gz zip)
Changed behavior of the simulation generic models
[or1200.git] / sim / 
treeb13369bc4409b13b1771e1f2bdcb96a189e4ed5d
drwxr-xr-x   ..
-rw-r--r-- 77 README blob | blame | history | raw
32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities