?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
history | HEAD | snapshot (tar.gz zip)
Default ASIC configuration does not sample WB inputs.
[or1200.git] / rtl / 
treec3974ee60f43038fc06c0e58bb16b847df0b8060
drwxr-xr-x   ..
drwxr-xr-x - verilog tree | history
32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities