repo.or.cz
/
coreboot2.git
/
tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
history
|
HEAD
|
snapshot (
tar.gz
zip
)
mb/google/nissa/var/rull: add ssd timing and modify ssd GPIO pins of rtd3
[coreboot2.git]
/
src
/
northbridge
/
intel
/
gm45
/
tree
478496bb360549c7e0bc8cd7d269ef6a8ac9420f
drwxr-xr-x
..
-rw-r--r--
987
Kconfig
blob
|
blame
|
history
|
raw
-rw-r--r--
638
Makefile.mk
blob
|
blame
|
history
|
raw
-rw-r--r--
2131
acpi.c
blob
|
blame
|
history
|
raw
drwxr-xr-x
-
acpi
tree
|
history
-rw-r--r--
1193
bootblock.c
blob
|
blame
|
history
|
raw
-rw-r--r--
728
chip.h
blob
|
blame
|
history
|
raw
-rw-r--r--
952
early_init.c
blob
|
blame
|
history
|
raw
-rw-r--r--
1658
early_reset.c
blob
|
blame
|
history
|
raw
-rw-r--r--
13131
gm45.h
blob
|
blame
|
history
|
raw
-rw-r--r--
6680
gma.c
blob
|
blame
|
history
|
raw
-rw-r--r--
3834
igd.c
blob
|
blame
|
history
|
raw
-rw-r--r--
1216
iommu.c
blob
|
blame
|
history
|
raw
-rw-r--r--
3083
memmap.c
blob
|
blame
|
history
|
raw
-rw-r--r--
312
memmap.h
blob
|
blame
|
history
|
raw
-rw-r--r--
6021
northbridge.c
blob
|
blame
|
history
|
raw
-rw-r--r--
8030
pcie.c
blob
|
blame
|
history
|
raw
-rw-r--r--
8475
pm.c
blob
|
blame
|
history
|
raw
-rw-r--r--
69490
raminit.c
blob
|
blame
|
history
|
raw
-rw-r--r--
2500
raminit_meminfo.c
blob
|
blame
|
history
|
raw
-rw-r--r--
7854
raminit_rcomp_calibration.c
blob
|
blame
|
history
|
raw
-rw-r--r--
20138
raminit_read_write_training.c
blob
|
blame
|
history
|
raw
-rw-r--r--
9012
raminit_receive_enable_calibration.c
blob
|
blame
|
history
|
raw
-rw-r--r--
2360
romstage.c
blob
|
blame
|
history
|
raw
-rw-r--r--
5385
thermal.c
blob
|
blame
|
history
|
raw