soc/intel/common/block/itss: Route PCI INT pin to PIRQ using PIR
[coreboot2.git] / util / exynos / 
tree591ce0b807c1d2160cdb6202ba7aae496d4b37a3
drwxr-xr-x   ..
-rw-r--r-- 67 description.md
-rwxr-xr-x 882 fixed_cksum.py
-rwxr-xr-x 829 variable_cksum.py