Public Git Hosting - llvm-project.git/tree

drwxr-xr-x		..
drwxr-xr-x	-	AsmParser	tree \| history
-rw-r--r--	2715	CMakeLists.txt	blob \| blame \| history \| raw
drwxr-xr-x	-	Disassembler	tree \| history
drwxr-xr-x	-	GISel	tree \| history
drwxr-xr-x	-	MCA	tree \| history
drwxr-xr-x	-	MCTargetDesc	tree \| history
-rw-r--r--	3592	RISCV.h	blob \| blame \| history \| raw
-rw-r--r--	2405	RISCV.td	blob \| blame \| history \| raw
-rw-r--r--	35861	RISCVAsmPrinter.cpp	blob \| blame \| history \| raw
-rw-r--r--	1694	RISCVCallingConv.td	blob \| blame \| history \| raw
-rw-r--r--	5162	RISCVCodeGenPrepare.cpp	blob \| blame \| history \| raw
-rw-r--r--	940	RISCVCombine.td	blob \| blame \| history \| raw
-rw-r--r--	3986	RISCVDeadRegisterDefinitions.cpp	blob \| blame \| history \| raw
-rw-r--r--	26490	RISCVExpandAtomicPseudoInsts.cpp	blob \| blame \| history \| raw
-rw-r--r--	20036	RISCVExpandPseudoInsts.cpp	blob \| blame \| history \| raw
-rw-r--r--	50250	RISCVFeatures.td	blob \| blame \| history \| raw
-rw-r--r--	5717	RISCVFoldMasks.cpp	blob \| blame \| history \| raw
-rw-r--r--	60934	RISCVFrameLowering.cpp	blob \| blame \| history \| raw
-rw-r--r--	3937	RISCVFrameLowering.h	blob \| blame \| history \| raw
-rw-r--r--	7367	RISCVGISel.td	blob \| blame \| history \| raw
-rw-r--r--	19212	RISCVGatherScatterLowering.cpp	blob \| blame \| history \| raw
-rw-r--r--	140389	RISCVISelDAGToDAG.cpp	blob \| blame \| history \| raw
-rw-r--r--	9080	RISCVISelDAGToDAG.h	blob \| blame \| history \| raw
-rw-r--r--	775665	RISCVISelLowering.cpp	blob \| blame \| history \| raw
-rw-r--r--	41212	RISCVISelLowering.h	blob \| blame \| history \| raw
-rw-r--r--	4065	RISCVInsertReadWriteCSR.cpp	blob \| blame \| history \| raw
-rw-r--r--	56306	RISCVInsertVSETVLI.cpp	blob \| blame \| history \| raw
-rw-r--r--	19104	RISCVInstrFormats.td	blob \| blame \| history \| raw
-rw-r--r--	11000	RISCVInstrFormatsC.td	blob \| blame \| history \| raw
-rw-r--r--	8675	RISCVInstrFormatsV.td	blob \| blame \| history \| raw
-rw-r--r--	111854	RISCVInstrInfo.cpp	blob \| blame \| history \| raw
-rw-r--r--	12982	RISCVInstrInfo.h	blob \| blame \| history \| raw
-rw-r--r--	86006	RISCVInstrInfo.td	blob \| blame \| history \| raw
-rw-r--r--	19583	RISCVInstrInfoA.td	blob \| blame \| history \| raw
-rw-r--r--	41331	RISCVInstrInfoC.td	blob \| blame \| history \| raw
-rw-r--r--	28576	RISCVInstrInfoD.td	blob \| blame \| history \| raw
-rw-r--r--	35237	RISCVInstrInfoF.td	blob \| blame \| history \| raw
-rw-r--r--	5809	RISCVInstrInfoM.td	blob \| blame \| history \| raw
-rw-r--r--	77567	RISCVInstrInfoV.td	blob \| blame \| history \| raw
-rw-r--r--	322382	RISCVInstrInfoVPseudos.td	blob \| blame \| history \| raw
-rw-r--r--	75235	RISCVInstrInfoVSDPatterns.td	blob \| blame \| history \| raw
-rw-r--r--	162604	RISCVInstrInfoVVLPatterns.td	blob \| blame \| history \| raw
-rw-r--r--	22770	RISCVInstrInfoXCV.td	blob \| blame \| history \| raw
-rw-r--r--	25157	RISCVInstrInfoXSf.td	blob \| blame \| history \| raw
-rw-r--r--	39348	RISCVInstrInfoXTHead.td	blob \| blame \| history \| raw
-rw-r--r--	2039	RISCVInstrInfoXVentana.td	blob \| blame \| history \| raw
-rw-r--r--	35395	RISCVInstrInfoZb.td	blob \| blame \| history \| raw
-rw-r--r--	10466	RISCVInstrInfoZc.td	blob \| blame \| history \| raw
-rw-r--r--	10932	RISCVInstrInfoZfa.td	blob \| blame \| history \| raw
-rw-r--r--	3966	RISCVInstrInfoZfbfmin.td	blob \| blame \| history \| raw
-rw-r--r--	31159	RISCVInstrInfoZfh.td	blob \| blame \| history \| raw
-rw-r--r--	3796	RISCVInstrInfoZicbo.td	blob \| blame \| history \| raw
-rw-r--r--	2483	RISCVInstrInfoZicond.td	blob \| blame \| history \| raw
-rw-r--r--	8793	RISCVInstrInfoZk.td	blob \| blame \| history \| raw
-rw-r--r--	1426	RISCVInstrInfoZvfbf.td	blob \| blame \| history \| raw
-rw-r--r--	41222	RISCVInstrInfoZvk.td	blob \| blame \| history \| raw
-rw-r--r--	1626	RISCVMachineFunctionInfo.cpp	blob \| blame \| history \| raw
-rw-r--r--	6194	RISCVMachineFunctionInfo.h	blob \| blame \| history \| raw
-rw-r--r--	2357	RISCVMacroFusion.cpp	blob \| blame \| history \| raw
-rw-r--r--	1001	RISCVMacroFusion.h	blob \| blame \| history \| raw
-rw-r--r--	14776	RISCVMakeCompressible.cpp	blob \| blame \| history \| raw
-rw-r--r--	17090	RISCVMergeBaseOffset.cpp	blob \| blame \| history \| raw
-rw-r--r--	8391	RISCVMoveMerger.cpp	blob \| blame \| history \| raw
-rw-r--r--	21898	RISCVOptWInstrs.cpp	blob \| blame \| history \| raw
-rw-r--r--	3659	RISCVPostRAExpandPseudoInsts.cpp	blob \| blame \| history \| raw
-rw-r--r--	11979	RISCVProcessors.td	blob \| blame \| history \| raw
-rw-r--r--	5304	RISCVPushPopOptimizer.cpp	blob \| blame \| history \| raw
-rw-r--r--	10664	RISCVRVVInitUndef.cpp	blob \| blame \| history \| raw
-rw-r--r--	5823	RISCVRedundantCopyElimination.cpp	blob \| blame \| history \| raw
-rw-r--r--	30799	RISCVRegisterInfo.cpp	blob \| blame \| history \| raw
-rw-r--r--	4052	RISCVRegisterInfo.h	blob \| blame \| history \| raw
-rw-r--r--	23184	RISCVRegisterInfo.td	blob \| blame \| history \| raw
-rw-r--r--	8817	RISCVSchedRocket.td	blob \| blame \| history \| raw
-rw-r--r--	50389	RISCVSchedSiFive7.td	blob \| blame \| history \| raw
-rw-r--r--	7148	RISCVSchedSyntacoreSCR1.td	blob \| blame \| history \| raw
-rw-r--r--	12522	RISCVSchedule.td	blob \| blame \| history \| raw
-rw-r--r--	48379	RISCVScheduleV.td	blob \| blame \| history \| raw
-rw-r--r--	4654	RISCVScheduleZb.td	blob \| blame \| history \| raw
-rw-r--r--	7262	RISCVSubtarget.cpp	blob \| blame \| history \| raw
-rw-r--r--	8929	RISCVSubtarget.h	blob \| blame \| history \| raw
-rw-r--r--	15371	RISCVSystemOperands.td	blob \| blame \| history \| raw
-rw-r--r--	17241	RISCVTargetMachine.cpp	blob \| blame \| history \| raw
-rw-r--r--	2607	RISCVTargetMachine.h	blob \| blame \| history \| raw
-rw-r--r--	4557	RISCVTargetObjectFile.cpp	blob \| blame \| history \| raw
-rw-r--r--	1754	RISCVTargetObjectFile.h	blob \| blame \| history \| raw
-rw-r--r--	74349	RISCVTargetTransformInfo.cpp	blob \| blame \| history \| raw
-rw-r--r--	14767	RISCVTargetTransformInfo.h	blob \| blame \| history \| raw
drwxr-xr-x	-	TargetInfo	tree \| history